

ML4064-LB-112-30W Technical Reference

OSFP Electrical Passive Loopback Module CMIS 3.0 Compliant



multilaneinc.com

Table of Contents

1	Over	rview3
	1.1	ML4064-LB-112-30W OSFP 8x112G Passive Loopback Key Features
	1.2	LED Indicator
	1.3	Recommended Operating Conditions4
2	Func	tional Description
	2.1	Management Data Interface – I2C
	2.2 2.2.1 2.2.2 2.2.3	I2C Signals, Addressing and Frame Structure
	2.3 2.3.1 2.3.2	I2C Read/Write Functionality
	2.4 2.4.1 2.4.2	Low Speed Electrical Hardware Pins
	2.5 2.5.1 2.5.2 2.5.3 2.5.4 2.5.5 2.5.6 2.5.7 2.5.8 2.5.9	ML4064-LB-112-30W Specific Functions9Voltage Monitor9Temperature Monitor9Cut-Off Temperature10Programmable Power Dissipation and Thermal Emulation10Low Speed Signals Pin Status11INTL Control11Insertion counter12Maximum Power Indicator12Alarm and warning thresholds12
3	High	Speed Signals
4	OSFI	P Pin Allocation



1 Overview

The **ML4064-LB-112-30W** provides a straightforward method to test OSFP ports at every level of the switch production process. The electrical loopback (ELB) acts as a fully featured OSFP transceiver and is used for testing OSFP transceiver switch ports during physical layer tests and system bring-up.

The **ML4064-LB-112-30W** is designed for 800 Gigabit Ethernet applications and provides 8x112G RX and TX lanes, I2C module management interface and all the OSFP SFF hardware signals. The **ML4064-LB-112-30W** loops back 8-lane 112 Gbps transmit data from the Host back to 8-lane 112Gbps receive data port to the Host.

Ideal for R&D validation, production testing, and field testing, the **ML4064-LB-112-30W** follows the **CMIS Rev 3.0** standard and is packaged in standard MSA housing compatible with all OSFP power classes.

1.1 ML4064-LB-112-30W OSFP 8x112G Passive Loopback | Key Features

- Loops back TX & RX with good performance SI Traces
- Built with advanced PCB Material
- MSA Compliant Shell with latching mechanism
- Ten thermal spots
- Can emulate all OSFP power classes
- Can dissipate up to 29.5W
- I2C Terminated by microcontroller, I2C slave compliant with MSA
- Implements MSA Memory Map with programmable new pages
- Ability to control/ monitor all low speed signals
- Two temperature sensors
- Insertion Counter
- Front LED Indicator
- Hot Pluggable
- Cut-off temperature preventing module overheating
- AC-coupled High Speed Interface

1.2 LED Indicator

Green (Solid) – Signifies that the module is operating in high power mode.

Red (Solid) – Signifies that the module is operating in low power mode.

Green (Blinking) – Module in high power mode and Voltage or Temperature Alarm is triggered. **Red (Blinking)** – Module in Low power mode and Voltage or Temperature Alarm is triggered.

1.3 Recommended Operating Conditions

Parameter	Symbol	Notes/Conditions	Min	Тур	Max	Units
Operating Temperature	Τ _Α		0		85	°C
Supply Voltage	VCC	Main Supply Voltage	2.97	3.3	3.63	V
Input/output Load Resistance	RL	AC-Coupled, Differential	90	100	110	Ω
Power Class		Programmable to Emulate all power classes	0		29.5	W
Data Rate	Rb	Guaranteed to work at 112Gbps per lane			800	Gbps

2 Functional Description

2.1 Management Data Interface – I2C

The ML4064-LB-112-30W supports the I2C interface.

2.2 I2C Signals, Addressing and Frame Structure

2.2.1 I2C Frame



Figure 1: OSFP Timing Diagram

2.2.2 Management Timing Parameters

Parameter	Symbol	Min	Тур	Max	Unit
Clock Frequency	f_{SCL}			400	kHz
Clock Pulse Width Low	t _{LOW}	1.2			us
Clock Pulse Width High	t _{High}	1.1			ns
Time bus free before new transmission can start	t _{BUF}	20.8			us
Input Rise Time	T _{R,400}	300			ns
Input Fall Time	T _{F,400}	300			ns
Serial Interface Clock HoldOff (Clock Stretching)	T_{Clock}_{hold}			500	us

The timing parameters for the 2-Wire interface to the OSFP module are shown in the table below:

Maximum time the OSFP Module may hold the SCL line low before continuing with a read or write operation is 500us.

2.2.3 Device Addressing and Operation

Serial Clock (SCL): The host supplied SCL input to OSFP transceivers is used to positive-edge clock data into each OSFP device and negative-edge clock data out of each device.

Serial Data (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain or open-collector driven.

Master/Slave: OSFP transceivers operate only as slave devices. The host must provide a bus master for SCL and initiate all read/write communication.

Device Address: Each OSFP is hard wired at the device address A0h.

Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods indicating a START or STOP condition. All addresses and data words are serially transmitted to and from the OSFP in 8-bit words. Every byte on the SDA line must be 8-bit long. Data is transferred with the most significant bit (MSB) first.

START Condition: A high-to-low transition of SDA with SCL high is a START condition, which must precede any other command.

STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition.

Acknowledge: After sending each 8-bit word, the transmitter releases the SDA line for one-bit time, during which the receiver is allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word. Device address bytes and write data bytes initiated by the host are acknowledged by OSFP transceivers. Read data bytes transmitted by OSFP transceivers should be acknowledged by the host for all but the final byte read, for which the host should respond with a STOP instead of an ACK.

Memory (Management Interface) Reset: After an interruption in protocol, power loss or system reset the OSFP management interface can be reset. Memory reset is intended only to reset the OSFP transceiver management interface (to correct a hung bus). No other transceiver functionality is implied.

- 1. Clock up to 9 cycles
- 2. Look for SDA high in each cycle while SCL is high
- 3. Create a Start condition as SDA is high

Device Addressing: OSFP devices require an 8-bit device address word following a start condition to enable a read or write operation. The device address word consists of a mandatory sequence for the first seven most significant bits in Figure 1. This is common to all OSFP devices.



Figure 1: OSFP Device Address

The eighth bit of the device address is the read/write operating select bit. A read operation is initiated if this bit is set high and a write operation is initiated if this bit is set low. Upon compare of the device address the OSFP transceiver output a zero (ACK) on the SDA line to acknowledge the address.

2.3 I2C Read/Write Functionality

2.3.1 OSFP Memory Address Counter (Read and Write Operations)

OSFP devices maintain an internal data word address counter containing the last address accessed during the latest read or write operation, incremented by one. The address counter is incremented whenever a data word is received or sent by the module. This address stays valid between operations as long as OSFP power is maintained. The address "roll over" during read and writes operations is from the last byte of the 128-byte memory page to the first byte of the same page.



2.3.2 Read Operations

2.3.2.1 Current Address Read

A current address read operation requires only the device address read word (10100001) be sent, see Figure 2 below.



Once acknowledged by the OSFP, the current address data word is serially clocked out. The host does not respond with an acknowledgement, but does generate a STOP condition once the data word is read.

2.3.2.2 Random Read

A random read operation requires a "dummy" write operation to load in the target byte address as shown in Figure 3 below. This is accomplished by the following sequence.



The target 8-bit data word address is sent following the device address write word (10100000) and acknowledged by the OSFP. The host then generates another START condition (aborting the dummy write without incrementing the counter) and a current address read by sending a device read address (10100001). The OSFP acknowledges the device address and serially clocks out the requested data word. The host does not respond with an acknowledgement, but does generate a STOP condition once the data word is read.

2.3.2.3 Sequential Read

Sequential reads are initiated by a current address read (Figure 4). To specify a sequential read, the host responds with an acknowledgement (instead of a STOP) after each data word.



As long as the OSFP receives an acknowledgement, it will serially clock out sequential data words.

The sequence is terminated when the host responds with a NACK and a STOP instead of an acknowledgement.



2.4 Low Speed Electrical Hardware Pins

In addition to the 2-wire serial interface the module has the following low speed pins for control and status.

2.4.1 INT/RSTn

INT/RSTn is a dual function signal that allows the module to raise an interrupt to the host and also allows the host to reset the module.

Reset is an active low signal on the host which is translated to an active low signal on the module. Interrupt is an active high signal on the module which gets translated to an active low signal on the host.

2.4.2 LPW/PRSn

LPWn/PRSn is a dual function signal that allows the host to signal Low Power mode and the module to indicate Module Present.

Low Power mode is an active low signal on the host which gets converted to an active low signal on the module.

Module Present is controlled by a pull down resistor on the module which gets converted to an active low logic signal on the host.

2.5 ML4064-LB-112-30W Specific Functions

2.5.1 Voltage Monitor

A voltage sense circuit is available allowing the measure of internal module supplied voltage Vcc. Supply voltage is represented as a 16-bit unsigned integer with the voltage defined as the full 16-bit value (0 – 65535) in increments of 100 μ V, yielding a total measurement range of 0 to +6.55 Volts.

Address	Bit	Name	Description	Туре
16	All	Supply voltage MSB	Internally measured supply voltage	PO
17	All	Supply voltage LSB	Internally measured supply voltage	NO

2.5.2 Temperature Monitor

The **ML4064-LB-112-30W** has two internal temperature sensors (top and bottom) in order to continuously monitor the module temperature. The top temperature sensor readings are present in low-memory registers 14-15 and the bottom are in registers 12-13. Internally measured temperature is represented as a 16-bit signed two's complement value in increment of 1/256 degrees Celsius. Temperature accuracy is better than ±1 degrees Celsius over specified operating temperature and voltage.

Address	Bit	Name	Description	Туре
12 Lower page	All	Temperature1 MSB	Internally measured TempSense1 (PCB Bottom)	
13 Lower page	All	Temperature1 LSB	Internally measured TempSense1 (PCB Bottom)	
14 Lower page	All	Temperature2 MSB	Internally measured TempSense2 (PCB Top)	ŇŬ
15 Lower page	All	Temperature2 LSB	Internally measured TempSense2 (PCB Top)	



Figure 5: Temperature sensor location



2.5.3 Cut-Off Temperature

To avoid overheating the module, a Cut-Off Temperature is pre-defined.

The module is continuously monitoring the temperature and checking its value against the Cut-Off temperature. Once the module temperature reaches the cut-off temperature, the power spots will automatically turn off in order to prevent overheating. Once the temperature is 5 degrees below cut-off value, the power goes back to its previous value.

The Cut-Off temperature for the **ML4064-LB-112-30W** is 85°C and it can be programmed to any value from register 253 of memory page 03. The Max Value that can be written is 90°C.

Address	Bit	Name	Description	Туре
253	7:0	Cut-Off temperature	Module Cut-Off Temperature, LSB = 1 degC	RW (NVR)

2.5.4 Programmable Power Dissipation and Thermal Emulation

The consumed power changes accordingly when the value of the power control registers changed (only when in high power mode). In Low power mode the module automatically turns off all power spots. In addition to the PWM controlled spots, there is static controlled power spots. The values written in these registers are permanently stored. The power spots can also be used for module thermal emulation. All registers are in upper page 03.

	Register	Bit	Control Type	Power Consumption	Default Value	Memory Type
		0		PWM3 at the Top 0: disabled 1: enabled	3.44 W	
		1		PWM4 at the Top 0: disabled 1: enabled	3.3 W	
		2		PWM5 at the Top 0: disabled 1: enabled	2.55 W	
	250	3		PWM6 at the Top 0: disabled 1: enabled	2.55 W	RW (NVR)
	250	4	ON/OFF	PWM7 at the Top 0: disabled 1: enabled	2.55 W	
		5		PWM8 at the Bottom 0: disabled 1: enabled	2.7 W	
		6		PWM10 at the Bottom 0: disabled 1: enabled	3 W	
		7		PWM9 at the Bottom 0: disabled 1: enabled	3 W	
	251	7 :0		PWM1 at the Bottom Controlled From 0 to 255	3.44 W	
	252	7 :0	PWM	PWM2 at the Bottom Controlled From 0 to 255	3 W	



The power spots distribution is shown in the image below.



Figure 6: Power Spots Distribution

2.5.5 Low Speed Signals Pin Status

The register below is accessed from page 03h.

Address	Page	Bit	Name	Description	Туре
		1	LPWn/PRSn	Read 1b: High Read 0b: Low	RO
254	Page 03	4	LPWn Pin State Transition	Read 0b: No edge detected Read 1b: Either rising edge or falling edge crossing the 1.25V threshold is detected Write 0b: No effect Write 1b: Clear the register	RW

2.5.6 INTL Control

During power-up of the module, INT is defaulted to negated. Afterward, host can set the status of this indicator to any status through an I2C registers **in upper page 03**. Setting it should not affect any operation in the module.

Address	Page	Bit	Name	Description	Туре
255	Page 03	1:0	IntL_CNT	Digital Control of INTL: 00: Normal Operation 10: Force the INTL to logic 0 11: Force the INTL to logic 1	RW

In "Normal Operation", the INTL is asserted when the alarm is high (VCC or Temperature) and the LED will start blinking. If the INTL_CNT is set from this register, the LED won't blink.

2.5.7 Insertion counter

The Insertion counter contains the number of times the module was plugged in a host. The insertion counter is incremented every time the module goes in initializing sequence, as it is nonvolatile it is always saved. The insertion counter can be read from registers 248-249 page 03.

Address	Page	Name	Description	Туре
248	(page 03)	Insertion Counter MSB		RO
249	(10.80.00)	Insertion Counter LSB	LSB unit = 1 insertion	

2.5.8 Maximum Power Indicator

The maximum power in the module is indicated by reading register 201 of Page 00. The value of this register is the maximum power consumption in multiples of 0.25 W rounded up to the next whole multiple of 0.25 W.

Address	Page	Bit	Name	Description	Default	Туре
201	201 Page 03		Max Power	Module Maximum Decimal : 120		RO
			Indicator	Power Consumption	Correspomding to 30W	

2.5.9 Alarm and warning thresholds

Each A/D quantity has a corresponding high alarm, low alarm, high warning and low warning threshold. These factory-preset values allow the user to determine when a particular value is exceeding the predefined limit. While Voltage LSB unit is 100 μ V and Temperature LSB unit is 1/256 °C.

Address		Dago	Rit	Name	Default Value	Default Value	Туре
	Address	rage	bit	Naille	(DEC)	(HEX)	туре
	128		ALL	high temp alarm threshold (MSB)	80° C	0x50	
	129		ALL	high temp alarm threshold (LSB)	000	0x00	
	130		ALL	low temp alarm threshold (MSB)	0° C	0x00	
	131		ALL	low temp alarm threshold (LSB)	00	0x00	
	132		ALL	high temp warning threshold (MSB)	75° C	0x4B	
	133	Page02	ALL	high temp warning threshold (LSB)	,30	0x00	RW
	134		ALL	low temp warning threshold (MSB)	ಗೆ	0x05	
	135		ALL	low temp warning threshold (LSB)	50	0x00	
	136	ALL		high volt alarm threshold (MSB)	3 63 V	0x8D	
	137			high volt alarm threshold (LSB)	J.05 V	0xCC	
-	138		ALL	low volt alarm threshold (MSB)	2.97 V	0x74	



139	ALL	low volt alarm threshold (LSB)		0x04	
140	ALL	high volt warning threshold (MSB)	3.58 V	0x8B	
141	ALL	high volt warning threshold (LSB)		0xD8	
142	ALL	low volt warning threshold (MSB)	3.02 V	0x75	
143	ALL	low volt warning threshold (LSB)	5.02 V	0xF8	

3 High Speed Signals

High speed signals are electrically looped back from TX side to RX side of the module, all differential TX pairs are connected to the corresponding RX pairs, and the signals are AC coupled as specified by OSFP MSA High Speed Electrical specs.

The passive traces connecting TX to RX pairs are designed to support a data rate up to 112Gbps.

4 OSFP Pin Allocation



Figure 10: OSFP Module Pad Layout



Revision History

Revision number	Date	Description		
0.1	8/6/2021	 Preliminary 		
	10/4/2021	 Fix naming in the cover page 		
0.2		 Fix Typo in section 1 		
		 Fix register access type in section 2.5.6 		
0.3	11/30/2021	 Update the max power value 		
0.5		 Update section 2.5.4 		

multilaneinc.com