

Common Management Interface Kit

CMIS GUI User Guide – CMIS Rev3.0/4.0 Compliant Revision 0.2 October 2021

QSFP-DD Host – QSFP Host – DSFP Host – SFP-DD Host – OSFP Host



Notices

Copyright © MultiLane Inc. All rights reserved. Licensed software products are owned by MultiLane Inc. or its suppliers and are protected by United States copyright laws and international treaty provisions.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013, or subparagraphs (c)(1) and (2) of the Commercial Computer Software -- Restricted Rights clause at FAR 52.227-19, as applicable.

MultiLane Inc. products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specifications and price change privileges reserved.

General Safety Summary

Review the following safety precautions to avoid injury and prevent damage to this product or any products connected to it. To avoid potential hazards, use this product only as specified.

Only qualified personnel should perform service procedures.

While using this product, you may need to access other parts of the system. Read the General Safety Summary in other system manuals for warnings and cautions related to operating the system.

To Avoid Fire or Personal Injury

Use Proper Power Cord. Only use the power cord specified for this product and certified for the country of use.

Observe All Terminal Ratings. To avoid fire or shock hazard, observe all ratings and markings on the product. Consult the product manual for further ratings information before making connections to the product.

Do not apply a potential to any terminal, including the common terminal that exceeds the maximum rating of that terminal.

Do Not Operate Without Covers.

Do not operate this product with covers or panels removed.

Avoid Exposed Circuitry. Do not touch exposed connections and components when power is present.

Do Not Operate with Suspected Failures.

If you suspect there is damage to this product, have it inspected by qualified service personnel.

Do Not Operate in Wet/Damp Conditions. Do Not Operate in an Explosive Atmosphere. Keep Product Surfaces Clean and Dry

Caution statements identify conditions or practices that could result in damage to this product or other property.



Table of Contents

	duction	
GUI II	Introduction	7
1.	Installation & Running	7
2.	CMIS Version	
3.	Communication	
4.	GUI Sections	
	4.1 Monitor	
	4.2 Interrupt Masks	
	4.3 Controls	
	4.4 Low Speed Signals	
	4.4.1 QDD Family	
	4.4.2 OSFP Family	
	4.4.3 DSFP Family	
	4.4.4 QSFP Family	
	4.4.5 SFP-DD Family	
	4.5 Identification	
	4.6 Options Available	
	4.7 Load/Save MSA	
	4.8 Load/Save Page 10/11h	
	4.9 I2C R/W	
	4.10 QDD MXP	
	4.11 I2C R/W Advanced	
	4.12 Command Data Block (CDB) Message Communication	
	4.12.1 CDB Commands	
	CMD 0000h Query Status	
	CMD 0001h Enter Password	
	■ CMD 0002h Change Password	
	CMD 0003h Enable/Disable Password Protection	
	CMD 0004h General Abort	
	■ CMD 0380h Loopbacks	
	4.12.2 CDB Feature and Capabilities Commands	
	CMD 0040h Module Features	
	CMD 0042h Performance Monitoring	
	CMD 0043h Bert and diagnostics	40
	CMD 0041h Read FW Features	40
	4.12.3 CDB Firmware Download Commands	40
	 CMD 0101h, 0103h, 0107h Program LPL 	40
	CMD 0101h, 0104h, 0107h Program EPL	40
	CMD 0101h, 0105h, 0107h Read Image LPL	40
	CMD 0101h, 0106h, 0107h Read Image EPL	41
	■ CMD 0102h Abort FW download	41
	■ CMD 0109h Run image	41
	■ CMD 010Ah Commit image	41
	■ CMD 0108h Copy image A to B/B to A	41
	■ CMD 0100h Get FW Info	
	4.12.4 CDB Performance/Data Monitoring Commands	41
	■ CMD 0200h PM Controls	
	■ CMD 0201h PM Feature Information	
	■ CMD 0280h Data Monitoring and Recording Controls	
	CMD 0281h Data monitoring and recording	42
	CMD 0290h Temperature Histogram	
	■ CMD 0210h, 0211h Get Module PM LPL/EPL	
	■ CMD 0212h, 0213h Get PM Host Side LPL/EPL	
	CMD 0214h, 0214h Get PM Media Side LPL/EPL	
	CMD 0216h, 0217h Get Data Path PM LPL/EPL	42
Coff.	wara Pavisian	A
SUJTW	vare Revision	43



Revision Control

Revision number	Description	Release Date
0.1	Initial version	4/20/2020
0.22	Added CDB FeatureFormat updates	10/12/2021



List of Acronyms

Acronym	Definition
CMIS	Common Management Interface Kit
CDB	Command Data Block
BW	Bandwidth
BERT	Bit Error Rate Tester
Conf	Configuration
DUT	Device Under Test
FEC	Forward Error Correction
FW	Firmware
GBd	Gigabaud
Gbps	Gigabits per Second
GUI	Graphical User Interface
HW	Hardware
SI	Signal Integrity
Sim	Simulation
SW	Software



Introduction

The ML-CMIS GUI is a common software interface that allows to communicate with, operate and control various MCBs boards. It allows to utilize a common software across a variety of form factors. The ML-CMIS GUI communicate with the host board through USB connection. The communication is established after installing the proper driver of the target host.

The ML-CMIS GUI allows to communicate on multiple hosts simultaneously, by assigning different USB instance to each host.

The various hosts operating with the ML-CMIS GUI are listed below:

- **QDD** Host
- QDD host
- **OSFP** host
- QSFP host
- SFP-DD host
- DSFP host



GUI Introduction

1. Installation & Running

The GUI installation file is available on the website. User could download it under the target product page.

To install the GUI, simply double-click on the installer file, and follow the instructions. For Windows version newer than Windows 7 the GUI must be run as administrator. A message box will pop-up for confirmation.



Figure 1: Pop-up message

After the GUI runs properly, a window will open as shown below.




Figure 2: GUI Window



2. CMIS Version

The GUI covers the CMIS 3.0 and CMIS 4.0. The user must choose the CMIS version first.



Figure 3: CMIS Version Selection

By clicking on the button shown above, the user can switch between CMIS 3.0 and CMIS 4.0. Depending on the CMIS Version chosen by the user, the list of devices will change. Below is a summary of supported hosts based on CMIS version.

- CMIS Version 3.0
 - o QDD Host
 - OSFP Hosts (ML4064-TR is under the OSFP family)
- CMIS Version 4.0
 - QDD Hosts (ML4062-TR is under the QDD family)
 - OSFP Hosts (ML4064-TR is under the OSFP family)
 - QSFP Host
 - SFP-DD Host
 - DSFP Host

3. Communication

The communication between the GUI and the host is established from the Communication window. Under this window, the user can select the Device Type and the USB instance.

The connection is established by clicking the Initialize button. This button is the application main entry point. Once a USB connection is established, the Host checks if a Module is inserted, and accordingly illuminates the corresponding (Module Found or Module Not Found) LED. If a Module is inserted, the initialization process proceeds with checking the related Hardware pins to ensure that the module is selected and ready to communicate with host.

Also, the following buttons are available in the Communication window.

Refresh button: Checks for connection status, refresh Hardware Readings and updates GUI.

Pause Monitor button: Pause/Resume monitoring.

About Us button: Shows software information (name, version) and company information.



Figure 2: Communication Tab



4. GUI Sections

The ML-CMIS GUI contains the following tabs:

- Monitor
- Interrupt Masks
- Controls
- Low Speed Signals
- Identification
- Options Available
- Load/Save MSA
- Load/Save Page 10/11h
- 12C R/W
- I2C R/W Advanced
- DVT
- QDD-MXP (only for QSFP-DD Host)

All these tabs are common for all hosts. The subsequent sections will cover each tab separately. Any difference between various hosts in a specific tab will be mentioned explicitly.

4.1 Monitor

The Monitor tab shows the digital diagnostic monitoring flags status.

All alarms and warnings are expressed with LEDs as shown in Figure 5, when a flag is asserted, the corresponding LED turns ON (becomes red), when not asserted the LED remains transparent.

Also, the Monitor tab shows measurements of various monitoring values (voltage, current and temperature) and are displayed continuously.

Two main measurements windows are available:

- 1 Module Monitor
- 2 MCB Monitor

Note that the measured quantities differ from MCB to another depending on the implementation.




Figure 5: Monitor Tab



The following table shows the MSA memory mapping for the monitoring tab objects.

Byte	Bit	Name	Description	Туре
14	7-		Internally measured temperature: signed 2's complement in 1/256 degree Celsius increments NOTE: Temp can be below 0.	RO Opt.
15	7-	Module Monitor 1: Temperature1 LSB		
16	3.3-volt MSB		Internally measured 3.3 volt input supply voltage: in 100 µV increments	RO Opt.
17	7-0 Module Monitor 2: Supply 3.3-volt LSB			
18	7-	MSB	TEC Current or Reserved monitor TEC Current: signed 2's complement in 1/32767%	RO Opt.
19	7-0 Module Monitor 3: Aux 1 LSB		increments of maximum TEC current +32767 is max TEC current (100%) - Max Heating -32767 is min TEC current (100%) - Max Cooling	
20	7-	MSB	TEC Current or Laser Temperature monitor TEC Current: signed 2's complement in 1/32767% increments of	RO Opt.
21	7-	Module Monitor 4: Aux 2 LSB	maximum TEC current +32767 is max TEC current (100%) - Max Heating -32767 is min TEC current (100%) - Max Cooling Laser Temperature: signed 2's complement in 1/256 degree Celsius increments See Page 01h Byte 145 Table Table 8-30	
22	7-	MSB	Laser Temperature or additional supply voltage monitor Laser Temperature: signed 2's complement in 1/256 degree Celsius increments	RO Opt.
23	7-	Module Monitor 5: Aux 3 LSB	Additional supply voltage monitor: in 100 μV increments See Page 01h Byte 145 Table Table 8-30	
24	7-	Module Monitor 6: Custom MSB	Custom monitor	RO Opt.
25	7-	Module Monitor 6: Custom LSB		
8	7	L-CDB block 2 complete	Latched flag to indicate completion of the CDB command for CDB block 2. Clear on Read (See Page 01h, Byte 163 bit 7)	
	6	L-CDB block 1 complete	Latched flag to indicate completion of the CDB command for CDB block 1. Clear on Read (See Page 01h, Byte 163 bit 6)	
	5-3	Reserved		RQD
	2	Data Path firmware fault	Some modules may contain an auxiliary device for processing the transmitted and received signals (e.g. a DSP). The Data Path Firmware Fault flag becomes set when an integrity check of the firmware for this auxiliary device finds an error.	RO Opt.
	1	Module firmware fault	The Module Firmware Fault flag becomes set when an integrity check of the module firmware finds an error. There are several possible causes of the error such as program memory becoming corrupted and incomplete firmware loading.	RO Opt.
	0	L-Module state changed flag	Latched Indication of change of Module state (see Table 8-5) Clear on Read	RO RQD
9	7	L-Vcc3.3v Low Warning	Latched low 3.3 volts supply voltage warning flag. Clear on Read	RO Opt.
	6	L-Vcc3.3v High Warning	Latched high 3.3 volts supply voltage warning flag. Clear on Read	
	5	L-Vcc3.3v Low Alarm	Latched low 3.3 volts supply voltage alarm flag. Clear on Read	
	4	L-Vcc3.3v High Alarm	Latched high 3.3 volts supply voltage alarm flag. Clear on Read	
	3	L-Temp Low Warning	Latched low temperature warning flag. Clear on Read	_
	2	L-Temp High Warning	Latched high temperature warning flag. Clear on Read	_
	1	L-Temp Low Alarm	Latched low temperature alarm flag. Clear on Read	_
	0	L-Temp High Alarm	Latched high temperature alarm flag. Clear on Read	

multiLane____

10	7	L-Aux 2 Low Warning	Latched low warning for Aux 2 monitor. Clear on Read	RO
	6	L-Aux 2 High Warning	Latched high warning for Aux 2 monitor. Clear on Read	Opt.
	5	L-Aux 2 Low Alarm	Latched low alarm for Aux 2 monitor. Clear on Read	- "
	4	L-Aux 2 High Alarm	Latched high alarm for Aux 2 monitor. Clear on Read	
	3	L-Aux 1 Low Warning	Latched low warning for Aux 1 monitor. Clear on Read	-
-	2	L-Aux 1 High Warning		-
			Latched high warning for Aux 1 monitor. Clear on Read	-
-	1	L-Aux 1 Ligh Alarm	Latched low alarm for Aux 1 monitor. Clear on Read	-
	0	L-Aux 1 High Alarm	Latched high alarm for Aux 1 monitor. Clear on Read	
11	7	L-Vendor Defined Low Warning	Latched low warning for Vendor Defined Monitor. Clear on Read	RO Opt.
	6	L-Vendor Defined High Warning	Latched high warning for Vendor Defined Monitor. Clear on Read	
	5	L-Vendor Defined Low Alarm	Latched low alarm for Vendor Defined Monitor. Clear on Read	
	4	L-Vendor Defined High Alarm	Latched high alarm for Vendor Defined Monitor. Clear on Read	
	3	L-Aux 3 Low Warning	Latched low warning for Aux 3 monitor. Clear on Read	
	2	L-Aux 3 High Warning	Latched high warning for Aux 3 monitor. Clear on Read	
	1	L-Aux 3 Low Alarm	Latched low alarm for Aux 3 monitor. Clear on Read	
	0	L-Aux 3 High Alarm	Latched high alarm for Aux 3 monitor. Clear on Read	
12	7-0	Reserved		
13	7-0	Custom		
Byte	Bit	Name	Description	Туре
134	7	L-Data Path State Changed flag, host lane 8	Latched Data Path State Changed flag for host lane 8	RO/CO RQD
	6	L-Data Path State changed flag, host lane 7	Latched Data Path State Changed flag for host lane 7	_ KQD
	5	L-Data Path State Changed flag, host lane 6	Latched Data Path State Changed flag for host lane 6	_
	4	L-Data Path State Changed flag, host lane 5	Latched Data Path State Changed flag for host lane 5	
	3	L-Data Path State Changed flag, host lane 4	Latched Data Path State Changed flag for host lane 4	
	2	L-Data Path State Changed flag, host lane 3	Latched Data Path State Changed flag for host lane 3	
	1	L-Data Path State Changed flag, host lane 2	Latched Data Path State Changed flag for host lane 2	
	0	L-Data Path State Changed flag, host lane 1	Latched Data Path State Changed flag for host lane 1	
135	7	L-Tx8 Fault flag	Latched Tx Fault flag, media lane 8	RO
İ	6	I	Latched Tx Fault flag, media lane 7	Opt.
	O	L-Tx7 Fault flag	Latched 1x Fault Hag, media lane /	
ŀ				┦ '
	5	L-Tx6 Fault flag	Latched Tx Fault flag, media lane 6	-
	5	L-Tx6 Fault flag L-Tx5 Fault flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5	_ ·
	5 4 3	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4	_ '
	5 4 3 2	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx3 Fault flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3	
	5 4 3 2 1	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx3 Fault flag L-Tx2 Fault flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2	
126	5 4 3 2 1	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx3 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1	
136	5 4 3 2 1 0 7	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx3 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8	RO
136	5 4 3 2 1 0 7 6	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx3 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag L-Tx7 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8 Latched Tx LOS flag, lane 7	
136	5 4 3 2 1 0 7 6 5	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx3 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag L-Tx7 LOS flag L-Tx6 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8 Latched Tx LOS flag, lane 7 Latched Tx LOS flag, lane 6	RO
136	5 4 3 2 1 0 7 6 5	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx3 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag L-Tx7 LOS flag L-Tx6 LOS flag L-Tx5 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8 Latched Tx LOS flag, lane 7 Latched Tx LOS flag, lane 6 Latched Tx LOS flag, lane 6 Latched Tx LOS flag, lane 5	RO
136	5 4 3 2 1 0 7 6 5 4 3	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx2 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag L-Tx7 LOS flag L-Tx6 LOS flag L-Tx5 LOS flag L-Tx5 LOS flag L-Tx5 LOS flag L-Tx4 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8 Latched Tx LOS flag, lane 7 Latched Tx LOS flag, lane 6 Latched Tx LOS flag, lane 5 Latched Tx LOS flag, lane 5 Latched Tx LOS flag, lane 4	RO
136	5 4 3 2 1 0 7 6 5 4 3 2	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag L-Tx7 LOS flag L-Tx6 LOS flag L-Tx5 LOS flag L-Tx5 LOS flag L-Tx4 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8 Latched Tx LOS flag, lane 7 Latched Tx LOS flag, lane 6 Latched Tx LOS flag, lane 5 Latched Tx LOS flag, lane 4 Latched Tx LOS flag, lane 4 Latched Tx LOS flag, lane 3	RO
136	5 4 3 2 1 0 7 6 5 4 3 2	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag L-Tx7 LOS flag L-Tx5 LOS flag L-Tx5 LOS flag L-Tx4 LOS flag L-Tx2 LOS flag L-Tx3 LOS flag L-Tx3 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8 Latched Tx LOS flag, lane 7 Latched Tx LOS flag, lane 6 Latched Tx LOS flag, lane 5 Latched Tx LOS flag, lane 4 Latched Tx LOS flag, lane 3 Latched Tx LOS flag, lane 3 Latched Tx LOS flag, lane 2	RO
136	5 4 3 2 1 0 7 6 5 4 3 2	L-Tx6 Fault flag L-Tx5 Fault flag L-Tx4 Fault flag L-Tx2 Fault flag L-Tx1 Fault flag L-Tx8 LOS flag L-Tx7 LOS flag L-Tx6 LOS flag L-Tx5 LOS flag L-Tx5 LOS flag L-Tx4 LOS flag	Latched Tx Fault flag, media lane 6 Latched Tx Fault flag, media lane 5 Latched Tx Fault flag, media lane 4 Latched Tx Fault flag, media lane 3 Latched Tx Fault flag, media lane 2 Latched Tx Fault flag, media lane 1 Latched Tx LOS flag, lane 8 Latched Tx LOS flag, lane 7 Latched Tx LOS flag, lane 6 Latched Tx LOS flag, lane 5 Latched Tx LOS flag, lane 4 Latched Tx LOS flag, lane 4 Latched Tx LOS flag, lane 3	RO

multiLane____

	6	L-Tx7 CDR LOL flag	Latched Tx CDR LOL flag, lane 7. Clear on Read	Opt.
	5	L-Tx6 CDR LOL flag	Latched Tx CDR LOL flag, lane 6. Clear on Read	
	4	L-Tx5 CDR LOL flag	Latched Tx CDR LOL flag, lane 5. Clear on Read	
	3	L-Tx4 CDR LOL flag	<u>-</u> :	<u> </u>
			Latched Tx CDR LOL flag, lane 4. Clear on Read	
	2	L-Tx3 CDR LOL flag	Latched Tx CDR LOL flag, lane 3. Clear on Read	
	1	L-Tx2 CDR LOL flag	Latched Tx CDR LOL flag, lane 2. Clear on Read	
	0	L-Tx1 CDR LOL flag	Latched Tx CDR LOL flag, lane 1. Clear on Read	
138	7	L-Tx8 Adaptive Input Eq Fault Lane 8 flag	Latched Tx Adaptive Input Eq. Fault Lane 8. Clear on Read	RO Opt.
	6	L-Tx7 Adaptive Input Eq Fault Lane 7 flag	Latched Tx Adaptive Input Eq. Fault Lane 7. Clear on Read	
	5	L-Tx6 Adaptive Input Eq Fault Lane 6 flag	Latched Tx Adaptive Input Eq. Fault Lane 6. Clear on Read	
	4	L-Tx5 Adaptive Input Eq Fault Lane 5 flag	Latched Tx Adaptive Input Eq. Fault Lane 5. Clear on Read	
	3	L-Tx4 Adaptive Input Eq Fault Lane 4 flag	Latched Tx Adaptive Input Eq. Fault Lane 4. Clear on Read	
	2	L-Tx3 Adaptive Input Eq Fault Lane 3 flag	Latched Tx Adaptive Input Eq. Fault Lane 3. Clear on Read	
	1	L-Tx2 Adaptive Input Eq Fault Lane 2 flag	Latched Tx Adaptive Input Eq. Fault Lane 2. Clear on Read	
	0	L-Tx1 Adaptive Input Eq Fault Lane 1 flag	Latched Tx Adaptive Input Eq. Fault Lane 1. Clear on Read	
139	7	L-Tx8 Power High alarm	Tx output power High Alarm, media lane 8. Clear on Read	RO
	6	L-Tx7 Power High alarm	Tx output power High Alarm, media lane 7. Clear on Read	Opt.
	5	L-Tx6 Power High alarm	Tx output power High Alarm, media lane 6. Clear on Read	1
	4	L-Tx5 Power High alarm	Tx output power High Alarm, media lane 5. Clear on Read	
	3	L-Tx4 Power High alarm	Tx output power High Alarm, media lane 4. Clear on Read	
	2	L-Tx3 Power High alarm	Tx output power High Alarm, media lane 3. Clear on Read	
	1	L-Tx2 Power High alarm	Tx output power High Alarm, media lane 2. Clear on Read	
	0	L-Tx1 Power High alarm	Tx output power High Alarm, media lane 1. Clear on Read	
140	7	L-Tx8 Power Low alarm	Tx output power Low alarm, media lane 8. Clear on Read	RO
	6	L-Tx7 Power Low alarm	Tx output power Low alarm, media lane 7. Clear on Read	Opt.
	5	L-Tx6 Power Low alarm	Tx output power Low alarm, media lane 6. Clear on Read	
	4	L-Tx5 Power Low alarm	Tx output power Low alarm, media lane 5. Clear on Read	
	3	L-Tx4 Power Low alarm	Tx output power Low alarm, media lane 4. Clear on Read	
	2	L-Tx3 Power Low alarm	Tx output power Low alarm, media lane 3. Clear on Read	
	1	L-Tx2 Power Low alarm	Tx output power Low alarm, media lane 2. Clear on Read	
	0	L-Tx1 Power Low alarm	Tx output power Low alarm, media lane 1. Clear on Read	
141	7	L-Tx8 Power High warning	Tx output power High warning, media lane 8. Clear on Read	RO
	6	L-Tx7 Power High warning	Tx output power High warning, media lane 7. Clear on Read	Opt.
	5	L-Tx6 Power High warning	Tx output power High warning, media lane 6. Clear on Read	
	4	L-Tx5 Power High warning	Tx output power High warning, media lane 5. Clear on Read	
	3	L-Tx4 Power High warning	Tx output power High warning, media lane 4. Clear on Read	
	2	L-Tx3 Power High warning	Tx output power High warning, media lane 3. Clear on Read	te Windo
	1	L-Tx2 Power High warning	Tx output power High warning, media lane 2. Clear on ReadSe	ttings to acti
	0	L-Tx1 Power High warning	Tx output power High warning, media lane 1. Clear on Read	
142	7	L-Tx8 Power Low warning	Tx output power Low warning, media lane 8. Clear on Read	RO
	6	L-Tx7 Power Low warning	Tx output power Low warning, media lane 7. Clear on Read	Opt.
l l				1
	5 4	L-Tx6 Power Low warning L-Tx5 Power Low warning	Tx output power Low warning, media lane 6. Clear on Read Tx output power Low warning, media lane 5. Clear on Read	

multiLane_{~~}

	3	L-Tx4 Power Low warning	Tx output power Low warning, media lane 4. Clear on Read	
<u> </u>	2	L-Tx3 Power Low warning	Tx output power Low warning, media lane 3. Clear on Read	7
	1	L-Tx2 Power Low warning	Tx output power Low warning, media lane 2. Clear on Read	
	0	L-Tx1 Power Low warning	Tx output power Low warning, media lane 1. Clear on Read	
143	7	L-Tx8 Bias High Alarm	Tx Bias High Alarm, media lane 8. Clear on Read	RO
	6	L-Tx7 Bias High Alarm	Tx Bias High Alarm, media lane 7. Clear on Read	Opt.
ľ	5	L-Tx6 Bias High Alarm	Tx Bias High Alarm, media lane 6. Clear on Read	┦ '
ľ	4	L-Tx5 Bias High Alarm	Tx Bias High Alarm, media lane 5. Clear on Read	
	3	L-Tx4 Bias High Alarm	Tx Bias High Alarm, media lane 4. Clear on Read	
	2	L-Tx3 Bias High Alarm	Tx Bias High Alarm, media lane 3. Clear on Read	
	1	L-Tx2 Bias High Alarm	Tx Bias High Alarm, media lane 2. Clear on Read	
	0	L-Tx1 Bias High Alarm	Tx Bias High Alarm, media lane 1. Clear on Read	
144	7	L-Tx8 Bias Low alarm	Tx Bias Low alarm, media lane 8. Clear on Read	RO
	6	L-Tx7 Bias Low alarm	Tx Bias Low alarm, media lane 7. Clear on Read	Opt.
	5	L-Tx6 Bias Low alarm	Tx Bias Low alarm, media lane 6. Clear on Read	7 '
ŀ	4	L-Tx5 Bias Low alarm	Tx Bias Low alarm, media lane 5. Clear on Read	
ļ	3	L-Tx4 Bias Low alarm	Tx Bias Low alarm, media lane 4. Clear on Read	7
ľ	2	L-Tx3 Bias Low alarm	Tx Bias Low alarm, media lane 3. Clear on Read	
ŀ	1	L-Tx2 Bias Low alarm	Tx Bias Low alarm, media lane 2. Clear on Read	7
ľ	0	L-Tx1 Bias Low alarm	Tx Bias Low alarm, media lane 1. Clear on Read	
145	7	L-Tx8 Bias High warning	Tx Bias High warning, media lane 8. Clear on Read	RO
	6	L-Tx7 Bias High warning	Tx Bias High warning, media lane 7. Clear on Read	Opt.
	5	L-Tx6 Bias High warning	Tx Bias High warning, media lane 6. Clear on Read	╡ '
	4	L-Tx5 Bias High warning	Tx Bias High warning, media lane 5. Clear on Read	
	3	L-Tx4 Bias High warning	Tx Bias High warning, media lane 4. Clear on Read	
	2	L-Tx3 Bias High warning	Tx Bias High warning, media lane 3. Clear on Read	
	1	L-Tx2 Bias High warning	Tx Bias High warning, media lane 2. Clear on Read	
	0	L-Tx1 Bias High warning	Tx Bias High warning, media lane 1. Clear on Read	
146	7	L-Tx8 Bias Low warning	Tx Bias Low warning, media lane 8. Clear on Read	RO
	6	L-Tx7 Bias Low warning	Tx Bias Low warning, media lane 7. Clear on Read	Opt.
	5	L-Tx6 Bias Low warning	Tx Bias Low warning, media lane 6. Clear on Read	T .
	4	L-Tx5 Bias Low warning	Tx Bias Low warning, media lane 5. Clear on Read	
	3	L-Tx4 Bias Low warning	Tx Bias Low warning, media lane 4. Clear on Read	
	2	L-Tx3 Bias Low warning	Tx Bias Low warning, media lane 3. Clear on Read	
	1	L-Tx2 Bias Low warning	Tx Bias Low warning, media lane 2. Clear on Read	
	0	L-Tx1 Bias Low warning	Tx Bias Low warning, media lane 1. Clear on Read	
147	7	L-Rx8 LOS	Latched Rx LOS flag, media lane 8. Clear on Read	RO
	6	L-Rx7 LOS	Latched Rx LOS flag, media lane 7. Clear on Read	Opt.
	5	L-Rx6 LOS	Latched Rx LOS flag, media lane 6. Clear on Read	
ı	4	L-Rx5 LOS	Latched Rx LOS flag, media lane 5. Clear on Read	
Ī	3	L-Rx4 LOS	Latched Rx LOS flag, media lane 4. Clear on Read	
ļ	2	L-Rx3 LOS	Latched Rx LOS flag, media lane 3. Clear on Read	
	1	L-Rx2 LOS	Latched Rx LOS flag, media lane 2. Clear on Read	
Ī	0	L-Rx1 LOS	Latched Rx LOS flag, media lane 1. Clear on Read	
148	7	L-Rx8 CDR LOL	Latched Rx CDR LOL flag, media lane 8. Clear on Read	RO
ļ	6	L-Rx7 CDR LOL	Latched Rx CDR LOL flag, media lane 7. Clear on Read	Opt.
Ī	5	L-Rx6 CDR LOL	Latched Rx CDR LOL flag, media lane 6. Clear on Read	
Ī	4	L-Rx5 CDR LOL	Latched Rx CDR LOL flag, media lane 5. Clear on Read	
ľ	3	L-Rx4 CDR LOL	Latched Rx CDR LOL flag, media lane 4. Clear on Read	

multiLane_{~~}

	2	L-Rx3 CDR LOL		Latched Rx CDR LOL flag, media lane 3. Clear on Read	
	1	L-Rx2 CDR LOL		Latched Rx CDR LOL flag, media lane 2. Clear on Read	1
	0	L-Rx1 CDR LOL		Latched Rx CDR LOL flag, media lane 1. Clear on Read	1
149	7	L-Rx8 Power High aları	m	Rx input power High alarm, media lane 8. Clear on Read	RO
	6	L-Rx7 Power High aları		Rx input power High alarm, media lane 7. Clear on Read	Opt.
	5	L-Rx6 Power High alar		Rx input power High alarm, media lane 6. Clear on Read	- Opt.
	4	L-Rx5 Power High aları		Rx input power High alarm, media lane 5. Clear on Read	1
	3	L-Rx4 Power High aları		Rx input power High alarm, media lane 4. Clear on Read	1
	2	L-Rx3 Power High alar		Rx input power High alarm, media lane 4. Clear on Read	1
	1	L-Rx2 Power High alar		Rx input power High alarm, media lane 3. Clear on Read	1
1	0	L-Rx1 Power High alar		Rx input power High alarm, media lane 1. Clear on Read	1
150	7	L-Rx8 Power Low alarr		Rx input power Low alarm, media lane 8. Clear on Read	RO
130	6	L-Rx7 Power Low alarr		Rx input power Low alarm, media lane 3. Clear on Read	Opt.
1					Opt.
	5	L-Rx6 Power Low alarr		Rx input power Low alarm, media lane 6. Clear on Read	-
	4	L-Rx5 Power Low alarr		Rx input power Low alarm, media lane 5. Clear on Read	-
	3	L-Rx4 Power Low alarr		Rx input power Low alarm, media lane 4. Clear on Read	-
	2	L-Rx3 Power Low alarr		Rx input power Low alarm, media lane 3. Clear on Read	- 1
	1	L-Rx2 Power Low alarr		Rx input power Low alarm, media lane 2. Clear on Read	4
	0	L-Rx1 Power Low alarr		Rx input power Low alarm, media lane 1. Clear on Read	
151	7	L-Rx8 Power High war	_	Rx input power High warning, media lane 8. Clear on Read	RO
	6	L-Rx7 Power High war		Rx input power High warning, media lane 7. Clear on Read	Opt.
	5	L-Rx6 Power High war		Rx input power High warning, media lane 6. Clear on Read	
	4	L-Rx5 Power High war	ning	Rx input power High warning, media lane 5. Clear on Read]
	3	L-Rx4 Power High war	ning	Rx input power High warning, media lane 4. Clear on Read	
	2	L-Rx3 Power High war	ning	Rx input power High warning, media lane 3. Clear on Read	
	1	L-Rx2 Power High war	ning	Rx input power High warning, media lane 2. Clear on Read	
	0	L-Rx1 Power High war	ning	Rx input power High warning, media lane 1. Clear on Read	
152	7	L-Rx8 Power Low warr	ning	Rx input power Low warning, media lane 8. Clear on Read	RO
	6	L-Rx7 Power Low warr	ning	Rx input power Low warning, media lane 7. Clear on Read	Opt.
	5	L-Rx6 Power Low warr	ning	Rx input power Low warning, media lane 6. Clear on Read	1
	4	L-Rx5 Power Low warr		Rx input power Low warning, media lane 5. Clear on Read	1
	3	L-Rx4 Power Low warr		Rx input power Low warning, media lane 4. Clear on Read	1
	2	L-Rx3 Power Low warr		Rx input power Low warning, media lane 3. Clear on Read	1
	1	L-Rx2 Power Low warr		Rx input power Low warning, media lane 2. Clear on Read	1
	0	L-Rx1 Power Low warr		Rx input power Low warning, media lane 1. Clear on Read	1
Byte	Bit	Name	Descripti		Туре
153	7-0	Reserved	Descripti	OII .	RO
154	7-0	Tx1 Power MSB	Internally	measured Tx output optical power: unsigned integer in 0.1	RO
155	7-0	Tx1 Power LSB		nents, yielding a total measurement range of 0 to 6.5535	Opt.
156	7-0	Tx2 Power MSB		to +8.2 dBm)	Opt.
157	7-0	Tx2 Power LSB	11144 (10	, to Total ability	
	7-0	Tx3 Power LSB			
158					
159	7-0	Tx3 Power LSB			
160	7-0	Tx4 Power MSB			
161	7-0	Tx4 Power LSB			
162	7-0	Tx5 Power MSB			
163	7-0	Tx5 Power LSB			
164	7-0	Tx6 Power MSB			
165	7-0	Tx6 Power LSB			
166	7-0	Tx7 Power MSB			
167	7-0	Tx7 Power LSB			
168	7-0	Tx8 Power MSB			
169	7-0	Tx8 Power LSB			
	•	+			-



170	7-0	Tx1 Bias MSB	Internally measured Tx bias current monitor: unsigned integer in 2 uA	RO
171	7-0	Tx1 Bias LSB	increments, times the multiplier from Table 8-33.	Opt.
172	7-0	Tx2 Bias MSB		
173	7-0	Tx2 Bias LSB		
174	7-0	Tx3 Bias MSB		
175	7-0	Tx3 Bias LSB		
176	7-0	Tx4 Bias MSB		
177	7-0	Tx4 Bias LSB		
178	7-0	Tx5 Bias MSB		
179	7-0	Tx5 Bias LSB		
180	7-0	Tx6 Bias MSB		
181	7-0	Tx6 Bias LSB		
182	7-0	Tx7 Bias MSB		
183	7-0	Tx7 Bias LSB		
184	7-0	Tx8 Bias MSB		
185	7-0	Tx8 Bias LSB		
186	7-0	Rx1 Power MSB	Internally measured Rx input optical power:	RO
187	7-0	Rx1 Power LSB	unsigned integer in 0.1 uW increments, yielding a total measurement	Opt.
188	7-0	Rx2 Power MSB	range of 0 to 6.5535 mW (~-40 to +8.2 dBm)	
189	7-0	Rx2 Power LSB		
190	7-0	Rx3 Power MSB		
191	7-0	Rx3 Power LSB		
192	7-0	Rx4 Power MSB		
193	7-0	Rx4 Power LSB		
194	7-0	Rx5 Power MSB		
195	7-0	Rx5 Power LSB		
196	7-0	Rx6 Power MSB		
197	7-0	Rx6 Power LSB		
198	7-0	Rx7 Power MSB		
199	7-0	Rx7 Power LSB		
200	7-0	Rx8 Power MSB		
201	7-0	Rx8 Power LSB		

4.2 Interrupt Masks

Masks shown in this tab are used to prevent a specified flag of generating an interrupt (IntL) when asserted and prevent continued interruption from on-going conditions.

When a mask is set, an interrupt will not be asserted by the corresponding (Alarm/Warning) latched flag bit.

All Masking bits are volatile and will be reset (set to 0) on module startup.




Figure 3: Interrupt Masks Tab



The table below shows the corresponding MSA mapping for the interrupt flags.

Byte	Bits	Name	Description	Туре
213	7	M- Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 8	RW
		mask, host lane 8		RQD
	6	M-Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 7	
		mask, host lane 7		
	5	M-Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 6	
		mask, host lane 6		
	4	M-Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 5	
		mask, host lane 5		
	3	M-Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 4	
		mask, host lane 4		_
	2	M-Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 3	
		mask, host lane 3		
	1	M-Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 2	
		mask, host lane 2		1
	0	M-Data Path State Changed flag	Masking bit for Data Path State Changed flag, host lane 1	
		mask, host lane 1		
214	7	M-Tx8 Fault flag mask	Masking bit for Tx Fault flag, media lane 8	RW
	6	M-Tx7 Fault flag mask	Masking bit for Tx Fault flag, media lane 7	Opt.
	5	M-Tx6 Fault flag mask	Masking bit for Tx Fault flag, media lane 6	4
	4	M-Tx5 Fault flag mask	Masking bit for Tx Fault flag, media lane 5	-
	3	M-Tx4 Fault flag mask	Masking bit for Tx Fault flag, media lane 4	1
	2	M-Tx3 Fault flag mask	Masking bit for Tx Fault flag, media lane 3	1
	1	M-Tx2 Fault flag mask	Masking bit for Tx Fault flag, media lane 2	4
	0	M-Tx1 Fault flag mask	Masking bit for Tx Fault flag, media lane 1	
215	7	M-Tx8 LOS flag mask	Masking bit for Tx LOS flag, lane 8	RW
	6	M-Tx7 LOS flag mask	Masking bit for Tx LOS flag, lane 7	Opt.
	5	M-Tx6 LOS flag mask	Masking bit for Tx LOS flag, lane 6	4
	4	M-Tx5 LOS flag mask	Masking bit for Tx LOS flag, lane 5	1
	3	M-Tx4 LOS flag mask	Masking bit for Tx LOS flag, lane 4	-
	2	M-Tx3 LOS flag mask	Masking bit for Tx LOS flag, lane 3	-
	1	M-Tx2 LOS flag mask	Masking bit for Tx LOS flag, lane 2	-
	0	M-Tx1 LOS flag mask	Masking bit for Tx LOS flag, lane 1	5111
216	7	M-Tx8 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 8	RW
	6	M-Tx7 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 7	Opt.
	5	M-Tx6 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 6	-
	4	M-Tx5 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 5	-
	3	M-Tx4 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 4	-
	2	M-Tx3 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 3	-
	1	M-Tx1 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 2	-
247	0	M-Tx1 CDR LOL flag mask	Masking bit for Tx CDR LOL flag, lane 1	DW
217	7	M-Tx8 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 8	RW
	6	M-Tx7 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 7	Opt.
	5	M-Tx6 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 6	-
	4	M-Tx5 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 5	-
	3	M-Tx4 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 4	-
	2	M-Tx3 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 3	-
	1	M-Tx2 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 2	-
240	0	M-Tx1 Adaptive Eq Fault flag mask	Masking bit for Tx Adaptive Input Eq Fail lane 1	DVV
218	7	M-Tx8 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 8	RW
	6	M-Tx7 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 7	Opt.

multiLane____

1	5	M-Tx6 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 6	I
F	4	M-Tx5 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 5	1
H	3	M-Tx4 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 4	1
H	2	M-Tx3 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 3	1
	1	M-Tx2 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 2	1
	0	M-Tx1 Power High Alarm flag mask	Masking bit for Tx output power High Alarm, media lane 1	1
219	7	M-Tx8 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 8	RW
	6	M-Tx7 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 7	Opt.
	5	M-Tx6 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 6	1 0 0 0 0
	4	M-Tx5 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 5	1
	3	M-Tx4 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 4	1
	2	M-Tx3 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 3	1
	1	M-Tx2 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 2	1
	0	M-Tx1 Power Low Alarm flag mask	Masking bit for Tx output power Low Alarm, media lane 1	1
220	7	M-Tx8 Power High Warning flag	Masking bit for Tx output power High Warning,	RW
	•	mask	media lane 8	Opt.
	6	M-Tx7 Power High Warning flag	Masking bit for Tx output power High Warning,	1
		mask	media lane 7	
	5	M-Tx6 Power High Warning flag	Masking bit for Tx output power High Warning,	1
		mask	media lane 6	
	4	M-Tx5 Power High Warning flag	Masking bit for Tx output power High Warning,	1
		mask	media lane 5	
	3	M-Tx4 Power High Warning flag	Masking bit for Tx output power High Warning,	1
		mask	media lane 4	
	2	M-Tx3 Power High Warning flag	Masking bit for Tx output power High Warning,]
L		mask	media lane 3	
	1	M-Tx2 Power High Warning flag	Masking bit for Tx output power High Warning,	
L		mask	media lane 2	
	0	M-Tx1 Power High Warning flag	Masking bit for Tx output power High Warning,	
\longrightarrow		mask	media lane 1	
221	7	M-Tx8 Power Low Warning flag	Masking bit for Tx output power Low Warning,	RW
F		mask	media lane 8	Opt.
	6	M-Tx7 Power Low Warning flag	Masking bit for Tx output power Low Warning,	
	_	mask	media lane 7	-
	5	M-Tx6 Power Low Warning flag	Masking bit for Tx output power Low Warning,	
 	4	mask M-Tx5 Power Low Warning flag	media lane 6	1
	4	mask	Masking bit for Tx output power Low Warning,	
				1
F	3		media lane 5	-
	3	M-Tx4 Power Low Warning flag	Masking bit for Tx output power Low Warning,	-
-		M-Tx4 Power Low Warning flag mask	Masking bit for Tx output power Low Warning, media lane 4	
-	2	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning,	-
-	2	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3	-
_		M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning,	_
-	2	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2	-
-	2	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning,	-
222	1 0	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning, media lane 1	RW
222	2 1 0	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag mask M-Tx8 Bias High Alarm flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning, media lane 1 Masking bit for Tx bias High Alarm, media lane 8	-
222	2 1 0 7 6	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag mask M-Tx8 Bias High Alarm flag mask M-Tx7 Bias High Alarm flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning, media lane 1 Masking bit for Tx bias High Alarm, media lane 8 Masking bit for Tx bias High Alarm, media lane 7	RW Opt.
222	2 1 0 7 6 5	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag mask M-Tx8 Bias High Alarm flag mask M-Tx7 Bias High Alarm flag mask M-Tx6 Bias High Alarm flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning, media lane 1 Masking bit for Tx bias High Alarm, media lane 8 Masking bit for Tx bias High Alarm, media lane 7 Masking bit for Tx bias High Alarm, media lane 6	-
222	2 1 0 7 6 5 4	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag mask M-Tx8 Bias High Alarm flag mask M-Tx7 Bias High Alarm flag mask M-Tx6 Bias High Alarm flag mask M-Tx5 Bias High Alarm flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning, media lane 1 Masking bit for Tx bias High Alarm, media lane 8 Masking bit for Tx bias High Alarm, media lane 7 Masking bit for Tx bias High Alarm, media lane 6 Masking bit for Tx bias High Alarm, media lane 5	-
222	2 1 0 7 6 5 4 3	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag mask M-Tx8 Bias High Alarm flag mask M-Tx7 Bias High Alarm flag mask M-Tx6 Bias High Alarm flag mask M-Tx5 Bias High Alarm flag mask M-Tx4 Bias High Alarm flag mask M-Tx4 Bias High Alarm flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning, media lane 1 Masking bit for Tx bias High Alarm, media lane 8 Masking bit for Tx bias High Alarm, media lane 7 Masking bit for Tx bias High Alarm, media lane 6 Masking bit for Tx bias High Alarm, media lane 5 Masking bit for Tx bias High Alarm, media lane 5 Masking bit for Tx bias High Alarm, media lane 4	-
222	2 1 0 7 6 5 4	M-Tx4 Power Low Warning flag mask M-Tx3 Power Low Warning flag mask M-Tx2 Power Low Warning flag mask M-Tx1 Power Low Warning flag mask M-Tx8 Bias High Alarm flag mask M-Tx7 Bias High Alarm flag mask M-Tx6 Bias High Alarm flag mask M-Tx5 Bias High Alarm flag mask	Masking bit for Tx output power Low Warning, media lane 4 Masking bit for Tx output power Low Warning, media lane 3 Masking bit for Tx output power Low Warning, media lane 2 Masking bit for Tx output power Low Warning, media lane 1 Masking bit for Tx bias High Alarm, media lane 8 Masking bit for Tx bias High Alarm, media lane 7 Masking bit for Tx bias High Alarm, media lane 6 Masking bit for Tx bias High Alarm, media lane 5	-

multiLane_{~~}

		_		
223	7	M-Tx8 Bias Low Alarm flag mask	Masking bit for Tx bias Low Alarm, media lane 8	RW
-	6	M-Tx7 Bias Low Alarm flag mask	Masking bit for Tx bias Low Alarm, media lane 7	Opt.
-	5	M-Tx6 Bias Low Alarm flag mask	Masking bit for Tx bias Low Alarm, media lane 6	4
-	4	M-Tx5 Bias Low Alarm flag mask	Masking bit for Tx bias Low Alarm, media lane 5	-
-	3	M-Tx4 Bias Low Alarm flag mask	Masking bit for Tx bias Low Alarm, media lane 4	-
-	2	M-Tx3 Bias Low Alarm flag mask	Masking bit for Tx bias Low Alarm, media lane 3	-
-	1	M-Tx2 Bias Low Alarm flag mask	Masking bit for Tx Bias Low Alarm, media lane 2	-
224	0	M-Tx1 Bias Low Alarm flag mask	Masking bit for Tx Bias Low Alarm, media lane 1	DW
224	<u>7</u> 6	M-Tx8 Bias High Warning flag mask	Masking bit for Tx Bias High Warning, media lane 8 Masking bit for Tx Bias High Warning, media lane 7	RW Opt.
-	5	M-Tx7 Bias High Warning flag mask M-Tx6 Bias High Warning flag mask	Masking bit for Tx Bias High Warning, media lane 6	- Opt.
-	4	M-Tx5 Bias High Warning flag mask	Masking bit for Tx Bias High Warning, media lane 5	+
F	3	M-Tx4 Bias High Warning flag mask	Masking bit for Tx Bias High Warning, media lane 4	\dashv
	2	M-Tx3 Bias High Warning flag mask	Masking bit for Tx Bias High Warning, media lane 3	1
-	1	M-Tx2 Bias High Warning flag mask	Masking bit for Tx Bias High Warning, media lane 2	1
-	0	M-Tx1 Bias High Warning flag mask	Masking bit for Tx Bias High Warning, media lane 1	1
225	7	M-Tx8 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 8	RW
223	6	M-Tx7 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 7	Opt.
-	5	M-Tx6 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 6	
ŀ	4	M-Tx5 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 5	1
	3	M-Tx4 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 4	1
-	2	M-Tx3 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 3	1
F	1	M-Tx2 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 2	1
	0	M-Tx1 Bias Low Warning flag mask	Masking bit for Tx Bias Low Warning, media lane 1	1
226	7	M-Rx8 LOS flag mask	Masking bit for Rx LOS flag, media lane 8	RW
	6	M-Rx7 LOS flag mask	Masking bit for Rx LOS flag, media lane 7	Opt.
ŀ	5	M-Rx6 LOS flag mask	Masking bit for Rx LOS flag, media lane 6	
	4	M-Rx5 LOS flag mask	Masking bit for Rx LOS flag, media lane 5	1
	3	M-Rx4 LOS flag mask	Masking bit for Rx LOS flag, media lane 4	1
	2	M-Rx3 LOS flag mask	Masking bit for Rx LOS flag, media lane 3	1
	1	M-Rx2 LOS flag mask	Masking bit for Rx LOS flag, media lane 2	7
	0	M-Rx1 LOS flag mask	Masking bit for Rx LOS flag, media lane 1	
227	7	M-Rx8 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 8	RW
	6	M-Rx7 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 7	Opt.
	5	M-Rx6 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 6	7
	4	M-Rx5 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 5	7
	3	M-Rx4 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 4	
	2	M-Rx3 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 3	
	1	M-Rx2 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 2	
	0	M-Rx1 CDR LOL flag mask	Masking bit for Rx CDR LOL flag, media lane 1	
228	7	M-Rx8 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 8	RW
	6	M-Rx7 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 7	Opt.
	5	M-Rx6 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 6	_
	4	M-Rx5 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 5	_
	3	M-Rx4 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 4	_
	2	M-Rx3 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 3	_
	1	M-Rx2 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 2	_
	0	M-Rx1 Power High Alarm flag mask	Masking bit for Rx input power High Alarm, media lane 1	1
229	7	M-Rx8 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 8	RW
	6	M-Rx7 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 7	Opt.
	5	M-Rx6 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 6	
	4	M-Rx5 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 5	_
	3	M-Rx4 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 4	_
	2	M-Rx3 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 3	_
L	1	M-Rx2 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 2	_
	0	M-Rx1 Power Low Alarm flag mask	Masking bit for Rx input power low Alarm, media lane 1	



230	7	1	x8 Power High Warning f	lag	Masking bit for Rx input power High Warning, media lane	
_	6		Rx7 Power High Warning f	lag	Masking bit for Rx input power High Warning, media lane	Opt.
	5	M-F	Rx6 Power High Warning f	lag	Masking bit for Rx input power High Warning, media lane	
-	4	_	0x5 Power High Warning f	lag	Masking bit for Rx input power High Warning, media lane	
-	3		2x4 Power High Warning f	lag	Masking bit for Rx input power High Warning, media lane	
	2	_	Rx3 Power High Warning f	lag	Masking bit for Rx input power High Warning, media lane	
	1	M-F	Rx2 Power High Warning f sk	lag	Masking bit for Rx input power High Warning, media lane 2	
	0	M-R	x1 Power High Warning flag	mask	Masking bit for Rx input power High Warning, media lane 1	
231	7	ma			Masking bit for Rx input power Low Warning, media lane	RW Opt.
	6	ma			Masking bit for Rx input power Low Warning, media lane 7	
	5	ma			Masking bit for Rx input power Low Warning, media lane	
	4	ma			Masking bit for Rx input power Low Warning, media lane	
	3	ma			Masking bit for Rx input power Low Warning, media lane	
	2	M-Rx3 Power Low Warning fla mask			Masking bit for Rx input power Low Warning, media lane	
	1	ma			Masking bit for Rx input power Low Warning, media lane	
	0	ma	Rx1 Power Low Warning fla sk	ag	Masking bit for Rx input power Low Warning, media lane	
Byte	_				1	
	Bit	s	Name	Descri	ption	Туре
31		: s			ption g bit for CDB Block 2 Complete flag	Type RW
			Name M-CDB Block 2			
	7		Name	Maskin	g bit for CDB Block 2 Complete flag	RW
	7	7	M-CDB Block 2 complete M-CDB Block 1	Maskin		RW Opt. RW
	(5	M-CDB Block 2 complete M-CDB Block 1 complete	Maskin	g bit for CDB Block 2 Complete flag	RW Opt. RW Opt.
	5-	7	M-CDB Block 2 complete M-CDB Block 1	Maskin Maskin	g bit for CDB Block 2 Complete flag	RW Opt. RW Opt. RO RW
	5-	7 6 -3	M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware	Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag	RW Opt. RW Opt. RO
	5-	7 6 -3 2	M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask	Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag	RW Opt. RW Opt. RO RW Opt. RO RW Opt. RW
	5-	7 6 -3 2 1 0	M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask M-Vcc3.3 Low Warning flag mask	Maskin Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag g bit for Vcc3.3 monitor low warning flag	RW Opt. RW Opt. RO RW Opt. RW Opt. RW Opt. RW Opt. RW
31	5-2	7 6 -3 2 1 0	Mame M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask M-Vcc3.3 Low Warning flag mask M-Vcc3.3 High Warning flag mask	Maskin Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag g bit for Vcc3.3 monitor low warning flag g bit for Vcc3.3 monitor high warning flag	RW Opt. RW Opt. RO RW Opt. RW Opt. RW Opt. RW Opt. RW RW RW RQD RW
31	5-2	7 6 -3 2 1 0	Mame M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask M-Vcc3.3 Low Warning flag mask M-Vcc3.3 High Warning flag mask M-Vcc3.3 Low Alarm flag mask	Maskin Maskin Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag g bit for Vcc3.3 monitor low warning flag g bit for Vcc3.3 monitor high warning flag g bit for Vcc3.3 monitor low alarm flag	RW Opt. RW Opt. RO RW Opt. RW Opt. RW Opt. RW Opt. RW RW RW RQD RW
31	5.	77 66 3 22 11 00 77 66 55	M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask M-Vcc3.3 Low Warning flag mask M-Vcc3.3 High Warning flag mask M-Vcc3.3 Low Alarm flag mask M-Vcc3.3 Low Alarm flag mask M-Vcc3.3 High Alarm flag mask	Maskin Maskin Maskin Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag g bit for Vcc3.3 monitor low warning flag g bit for Vcc3.3 monitor high warning flag g bit for Vcc3.3 monitor high alarm flag g bit for Vcc3.3 monitor high alarm flag	RW Opt. RW Opt. RO RW Opt. RW Opt. RW Opt. RW Opt. RW RW RW RQD RW
31	5.	77 66 3 22 11 00 77 66 55 44	M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask M-Vcc3.3 Low Warning flag mask M-Vcc3.3 High Warning flag mask M-Vcc3.3 Low Alarm flag mask M-Vcc3.3 High Alarm flag mask M-Temp Low Warning flag mask	Maskin Maskin Maskin Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag g bit for Vcc3.3 monitor low warning flag g bit for Vcc3.3 monitor high warning flag g bit for Vcc3.3 monitor low alarm flag g bit for Vcc3.3 monitor low alarm flag g bit for Vcc3.3 monitor high alarm flag g bit for Vcc3.3 monitor high alarm flag	RW Opt. RW Opt. RO RW Opt. RW Opt. RW Opt. RW Opt. RW RW RW RQD RW
31	5.	7 66 -3 22 11 00 7 66 55 4	M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask M-Vcc3.3 Low Warning flag mask M-Vcc3.3 High Warning flag mask M-Vcc3.3 Low Alarm flag mask M-Vcc3.3 High Alarm flag mask M-Temp Low Warning flag mask M-Temp Low Warning flag mask	Maskin Maskin Maskin Maskin Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag g bit for Vcc3.3 monitor low warning flag g bit for Vcc3.3 monitor high warning flag g bit for Vcc3.3 monitor low alarm flag g bit for Vcc3.3 monitor high alarm flag g bit for temperature monitor low warning flag g bit for temperature monitor high warning flag	RW Opt. RW Opt. RO RW Opt. RW Opt. RW Opt. RW Opt. RW RW RW RQD RW
31	5.	77 66 3 22 11 00 77 66 55 44	M-CDB Block 2 complete M-CDB Block 1 complete Reserved M-Data Path firmware fault M-Module firmware fault M-Module State changed flag mask M-Vcc3.3 Low Warning flag mask M-Vcc3.3 High Warning flag mask M-Vcc3.3 Low Alarm flag mask M-Vcc3.3 High Alarm flag mask M-Temp Low Warning flag mask M-Temp Low Warning	Maskin Maskin Maskin Maskin Maskin Maskin Maskin Maskin Maskin	g bit for CDB Block 2 Complete flag g bit for CDB Block 1 Complete flag g bit for Data Path Firmware Fault flag g bit for Module Firmware Fault flag g bit for Module State Changed flag g bit for Vcc3.3 monitor low warning flag g bit for Vcc3.3 monitor high warning flag g bit for Vcc3.3 monitor low alarm flag g bit for Vcc3.3 monitor low alarm flag g bit for Vcc3.3 monitor high alarm flag g bit for Vcc3.3 monitor high alarm flag	RW Opt. RW Opt. RO RW Opt. RW Opt. RW Opt. RW Opt. RW RW RW RQD RW



33	7	M-Aux 2 Low Warning flag mask	Masking bit for Aux 2 monitor low warning flag	RW Opt.
	6	M-Aux 2 High Warning	Masking bit for Aux 2 monitor high warning flag	Орс.
	•	flag mask	Tracking bit for hax 2 monitor high warning hag	
	5	M-Aux 2 Low Alarm flag mask	Masking bit for Aux 2 monitor low alarm flag	
	4	M-Aux 2 High Alarm flag mask	Masking bit for Aux 2 monitor high alarm flag	
	3	M-Aux 1 Low Warning flag mask	Masking bit for Aux 1 monitor low warning flag	
	2	M-Aux 1 High Warning flag mask	Masking bit for Aux 1 monitor high warning flag	
	1	M-Aux 1 Low Alarm flag mask	Masking bit for Aux 1 monitor low alarm flag	
	0	M-Aux 1 High Alarm flag mask	Masking bit for Aux 1 monitor high alarm flag	
34	7	M-Vendor Defined Low Warning flag mask	Masking bit for Vendor defined low warning flag	RW Opt.
	6	M-Vendor Defined High Warning flag mask	Masking bit for Vendor defined high warning flag	
	5	M-Vendor Defined Low Alarm flag mask	Masking bit for Vendor defined low alarm flag	
	4	M-Vendor Defined High Alarm flag mask	Masking bit for Vendor defined high alarm flag	
	3	M-Aux 3 Low Warning flag mask	Masking bit for Aux 3 monitor low warning flag	
	2	M-Aux 3 High Warning	Masking bit for Aux 3 monitor high warning flag	
		flag mask		
	1	M-Aux 3 Low Alarm flag mask	Masking bit for Aux 3 monitor low alarm flag	
	0	M-Aux 3 High Alarm flag mask	Masking bit for Aux 3 monitor high alarm flag	
35	7-0	Reserved flag mask		
36	7-0	Custom	Module level flag masks	

4.3 Controls

The control fields allow the host to dynamically change the behavior of the device. It allows the user to control Tx Input Equalization, Rx amplitude, Rx Pre-Cursor and Rx Post-Cursor.

The User should follow this procedure:

- Set values to the control fields.
- Apply the configuration by selecting either ApplyDataPathInit or ApplyImmmediate.
- Press one of the 2 buttons (Apply All or Apply Lane) depending on user need.
- The module copies the data to the Active set.
- If the DataPathPwrUp is set, this applied configuration will be applied to the hardware.

Also this tab allows the user to control the module voltage, in case of the MCB is supplied by dual supply (5V and 3.3V). Three voltage levels are available: 3.15V, 3.3V and 3.45V.






Figure 4: MCB Voltage Control




Figure 5: Control Tab

The following table shows the corresponding registers, along with their names and description.

Byte	Bit	Name	Description	Туре
128	7	DataPathDeinit Host Lane 8	Data Path initialization control for host lane 8	RW
			0b=Initialize the data path associated with host lane 8	RQD
			1b=Deinitialize the data path associated with host lane 8	
	6	DataPathDeinit Host Lane 7	Data Path initialization control for host lane 7	
			0b=Initialize the data path associated with host lane 7	
			1b=Deinitialize the data path associated with host lane 7]
	5	DataPathDeinit Host Lane 6	Data Path initialization control for host lane 6	
			0b=Initialize the data path associated with host lane 6	
			1b=Deinitialize the data path associated with host lane 6]
	4	DataPathDeinit Host Lane 5	Data Path initialization control for host lane 5	
			0b=Initialize the data path associated with host lane 5	
			1b= Deinitialize the data path associated with host lane 5	
	3	DataPathDeinit Host Lane 4	Data Path initialization control for host lane 4	
			0b=Initialize the data path associated with host lane 4	
			1b=Deinitialize the data path associated with host lane 4	
	2	DataPathDeinit Host Lane 3	Data Path initialization control for host lane 3	
			0b=Initialize the data path associated with host lane 4	
			1b=Deinitialize the data path associated with host lane 3]
	1	DataPathDeinit Host Lane 2	Data Path initialization control for host lane 2	
			0b=Initialize the data path associated with host lane 2	
			1b=Deinitialize the data path associated with host lane 2	
	0	DataPathDeinit Host Lane 1	Data Path initialization control for host lane 1	
			0b=Initialize the data path associated with host lane 1	
			1b=Deinitialize the data path associated with host lane 1	

multiLane____

129	7	Tx8 Polarity Flip	0b=No polarity flip for lane 8	RW
		, ,	1b=Tx input polarity flip for lane 8	Opt.
	6	Tx7 Polarity Flip	0b=No polarity flip for lane 7	
			1b=Tx input polarity flip for lane 7	
	5	Tx6 Polarity Flip	0b=No polarity flip for lane 6	
			1b=Tx input polarity flip for lane 6	
	4	Tx5 Polarity Flip	0b=No polarity flip for lane 5	
		T 4 D 1 11 Ell	1b=Tx input polarity flip for lane 5	
	3	Tx4 Polarity Flip	0b=No polarity flip for lane 4	
-	2	Tx3 Polarity Flip	1b=Tx input polarity flip for lane 4 0b=No polarity flip for lane 3	
	2	1x3 Polarity Filp	1b=Tx input polarity flip for lane 3	
	1	Tx2 Polarity Flip	0b=No polarity flip for lane 2	
	1	1X2 Polarity Flip	1b=Tx input polarity flip for lane 2	
	0	Tx1 Polarity Flip	0b=No polarity flip for lane 1	
	U	TXT Foldrity Flip	1b=Tx input polarity flip for lane 1	
130	7	Tx8 Disable	0b=Tx output enabled for media lane 8	RW
150	,	TAO DISABIC	1b=Tx output disabled for media lane 8	Opt.
	6	Tx7 Disable	0b=Tx output enabled for media lane 7	
		177 Blodbie	1b=Tx output disabled for media lane 7	
	5	Tx6 Disable	0b=Tx output enabled for media lane 6	
			1b=Tx output disabled for media lane 6	
	4	Tx5 Disable	0b=Tx output enabled for media lane 5	
			1b=Tx output disabled for media lane 5	
	3	Tx4 Disable	0b=Tx output enabled for media lane 4	
			1b=Tx output disabled for media lane 4	
	2	Tx3 Disable	0b=Tx output enabled for media lane 3	
			1b=Tx output disabled for media lane 3	
	1	Tx2 Disable	0b=Tx output enabled for media lane 2	
			1b=Tx output disabled for media lane 2	
	0	Tx1 Disable	0b=Tx output enabled for media lane 1	
			1b=Tx output disabled for media lane 1	
131	7	Tx8 Squelch Disable	0b=Tx output squelch permitted for media lane 8 when	RW
			associated host input LOS is detected	Opt.
	6	Tv7 Caualah Disabla	1b=Tx output squelch not permitted for media lane 8	
	6	Tx7 Squelch Disable	0b=Tx output squelch permitted for media lane 7 when associated host input LOS is detected	
			1b=Tx output squelch not permitted for media lane 7	
	5	Tx6 Squelch Disable	0b=Tx output squelch permitted for media lane 6 when	
	,	1x0 Squeich Disable	associated host input LOS is detected	
			1b=Tx output squelch not permitted for media lane 6	
	4	Tx5 Squelch Disable	0b=Tx output squelch permitted for media lane 5 when	
		TAS Equelent Bisable	associated host input LOS is detected	
			1b=Tx output squelch not permitted for media lane 5	
	3	Tx4 Squelch Disable	0b=Tx output squelch permitted for media lane 4 when	
		· ·	associated host input LOS is detected	
			1b=Tx output squelch not permitted for media lane 4	
	2	Tx3 Squelch Disable	0b=Tx output squelch permitted for media lane 3 when	
			associated host input LOS is detected	
			1b=Tx output squelch not permitted for media lane 3	
	1	Tx2 Squelch Disable	0b=Tx output squelch permitted for media lane 2 when	
			associated host input LOS is detected	
-		T. ()	1b=Tx output squelch not permitted for media lane 2	
	0	Tx1 Squelch Disable	0b=Tx output squelch permitted for media lane 1 when	
.			associated host input LOS is detected	
			1b=Tx output squelch not permitted for media lane 1	

multiLane_{~~}

132	7	Tx8 Force Squelch	0b=No impact on Tx behavior for media lane 8 1b=Tx output squelched for media lane 8	RW Opt.
	6	Tx7 Force Squelch	0b=No impact on Tx behavior for media lane 7 1b=Tx output squelched for media lane 7	- Opt.
	5	Tx6 Force Squelch	0b=No impact on Tx behavior for media lane 6 1b=Tx output squelched for media lane 6	
	4	Tx5 Force Squelch	0b=No impact on Tx behavior for media lane 5 1b=Tx output squelched for media lane 5	
	3	Tx4 Force Squelch	0b=No impact on Tx behavior for media lane 4 1b=Tx output squelched for media lane 4	
	2	Tx3 Force Squelch	0b=No impact on Tx behavior for media lane 3 1b=Tx output squelched for media lane 3	
	1	Tx2 Force Squelch	0b=No impact on Tx behavior for media lane 2 1b=Tx output squelched for media lane 2	
	0	Tx1 Force Squelch	0b=No impact on Tx behavior for media lane 1 1b=Tx output squelched for media lane 1	
133	7:0	Reserved		RO
134	7	Tx8 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 8 1b=Tx input eq adaptation frozen at last value for lane 8	RW Opt.
	6	Tx7 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 7 1b=Tx input eq adaptation frozen at last value for lane 7	
	5	Tx6 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 6 1b=Tx input eq adaptation frozen at last value for lane 6	
	4	Tx5 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 5 1b=Tx input eq adaptation frozen at last value for lane 5	
	3	Tx4 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 4 1b=Tx input eq adaptation frozen at last value for lane 4	
	2	Tx3 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 3 1b=Tx input eq adaptation frozen at last value for lane 3	
	1	Tx2 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 2 1b=Tx input eq adaptation frozen at last value for lane 2	
	0	Tx1 Input Eq Adaptation Freeze	0b= No impact on Tx input eq adaptation behavior for lane 1 1b=Tx input eq adaptation frozen at last value for lane 1	
135	7-6	Tx4 Input Eq Adaptation Store	Tx Input Eq Adaptation Store location	WO
	5-4	Tx3 Input Eq Adaptation Store	00b=reserved	Opt.
	3-2	Tx2 Input Eq Adaptation Store	01b=store location 1	
	1-0	Tx1 Input Eq Adaptation Store	10b=store location 2 11b=reserved See section 6.2.4.4	
136	7-6	Tx8 Input Eq Adaptation Store	Tx Input Eq Adaptation Store location	WO
130	5-4	Tx7 Input Eq Adaptation Store	00b=reserved	Opt.
-	3-2	Tx6 Input Eq Adaptation Store	01b=store location 1	Opt.
	1-0	Tx5 Input Eq Adaptation Store	10b=store location 1 10b=store location 2 11b=reserved	
137	7	Rx8 Polarity Flip	See section 6.2.4.4 0b=No polarity flip for lane 8	RW
	6	Rx7 Polarity Flip	1b=Rx output polarity flip for lane 8 0b=No polarity flip for lane 7	Opt.
	5	Rx6 Polarity Flip	1b=Rx output polarity flip for lane 7 0b=No polarity flip for lane 6	
	4	Rx5 Polarity Flip	1b=Rx output polarity flip for lane 6 0b=No polarity flip for lane 5	
	3	Rx4 Polarity Flip	1b=Rx output polarity flip for lane 5 0b=No polarity flip for lane 4	
	2	Rx3 Polarity Flip	1b=Rx output polarity flip for lane 4 0b=No polarity flip for lane 3	
	1	Rx2 Polarity Flip	1b=Rx output polarity flip for lane 3 0b=No polarity flip for lane 2	
	0	Rx1 Polarity Flip	1b=Rx output polarity flip for lane 2 0b=No polarity flip for lane 1	\dashv



138	7	Rx8 Output Disable	0b=Rx output enabled for lane 8	RW
			1b=Rx output disabled for lane 8	Opt.
	6	Rx7 Output Disable	0b=Rx output enabled for lane 7	
			1b=Rx output disabled for lane 7	
	5	Rx6 Output Disable	0b=Rx output enabled for lane 6	
			1b=Rx output disabled for lane 6	
	4	Rx5 Output Disable	0b=Rx output enabled for lane 5	
			1b=Rx output disabled for lane 5	
	3	Rx4 Output Disable	0b=Rx output enabled for lane 4	
			1b=Rx output disabled for lane 4	
	2	Rx3 Output Disable	0b=Rx output enabled for lane 3	
			1b=Rx output disabled for lane 3	
	1	Rx2 Output Disable	0b=Rx output enabled for lane 2	
			1b=Rx output disabled for lane 2	
	0	Rx1 Output Disable	0b=Rx output enabled for lane 1	
			1b=Rx output disabled for lane 1	
139	7	Rx8 Squelch Disable	0b=Rx output squelch permitted for lane 8	RW
			1b=Rx output squelch not permitted for lane 8	Opt.
	6	Rx7 Squelch Disable	0b=Rx output squelch permitted for lane 7	
			1b=Rx output squelch not permitted for lane 7	
	5	Rx6 Squelch Disable	0b=Rx output squelch permitted for lane 6	
			1b=Rx output squelch not permitted for lane 6	
	4	Rx5 Squelch Disable	0b=Rx output squelch permitted for lane 5	
			1b=Rx output squelch not permitted for lane 5	
	3	Rx4 Squelch Disable	0b=Rx output squelch permitted for lane 4	
			1b=Rx output squelch not permitted for lane 4	
	2	Rx3 Squelch Disable	0b=Rx output squelch permitted for lane 3	
			1b=Rx output squelch not permitted for lane 3	
	1	Rx2 Squelch Disable	0b=Rx output squelch permitted for lane 2	
			1b=Rx output squelch not permitted for lane 2	
	0	Rx1 Squelch Disable	0b=Rx output squelch permitted for lane 1	
			1b=Rx output squelch not permitted for lane 1	

The optional controls follow this flow diagram.




Figure 6: Control Set Data Flow Diagram

multiLane_{~~}

143	7	Staged Set 0 Lane 8 Apply_DataPathInit	1b=Apply Stag	ged Control Set 0 lane 8 settings using DataPathInit	WO RQD
	6	Staged Set 0 Lane 7 Apply_DataPathInit	1b=Apply Stag	ged Control Set 0 lane 7 settings using DataPathInit	
	5	Staged Set 0 Lane 6	1b=Apply Stag	ged Control Set 0 lane 6 settings using DataPathInit	1
L		Apply_DataPathInit			
	4	Staged Set 0 Lane 5	1b=Apply Stag	ged Control Set 0 lane 5 settings using DataPathInit	
	2	Apply_DataPathInit	the America Char	and Control Cot O long 4 and the control Date Dath In the	_
	3	Staged Set 0 Lane 4 Apply_DataPathInit		ged Control Set 0 lane 4 settings using DataPathInit	
	2	Staged Set 0 Lane 3 Apply_DataPathInit	1b=Apply Stag	ged Control Set 0 lane 3 settings using DataPathInit	
F	1	Staged Set 0 Lane 2	1b=Apply Stac	ged Control Set 0 lane 2 settings using DataPathInit	1
		Apply_DataPathInit			
	0	Staged Set 0 Lane 1	1b=Apply Stag	ged Control Set 0 lane 1 settings using DataPathInit	
		Apply_DataPathInit			
144	7	Staged Set 0 Lane 8	1b=Apply Stag	ged Control Set 0 lane 8 settings with no Data Path	WO
L		Apply_Immediate	State transition		RQD
	6	Staged Set 0 Lane 7		ged Control Set 0 lane 7 settings with no Data Path	
L		Apply_Immediate	State transitio		
	5	Staged Set 0 Lane 6		ged Control Set 0 lane 6 settings with no Data Path	
-		Apply_Immediate	State transitio		
	4	Staged Set 0 Lane 5		ged Control Set 0 lane 5 settings with no Data Path	
-		Apply_Immediate	State transition		
	3	Staged Set 0 Lane 4		ged Control Set 0 lane 4 settings with no Data Path	
		Apply_Immediate	State transition		_
	2	Staged Set 0 Lane 3		ged Control Set 0 lane 3 settings with no Data Path	
	4	Apply_Immediate	State transitio		
	1			ged Control Set 0 lane 2 settings with no Data Path	
H	0	Apply_Immediate Staged Set 0 Lane 1	State transitio	ged Control Set 0 lane 1 settings with no Data Path	-
	U	Apply_Immediate	State transition	-	
145	7-4	Staged Set 0 Lane 1 Ap		ApSel code from Table 8-13 or Table 8-39, lane 1	RW
143	3-1	Staged Set 0 Lane 1 Ap		First lane of the data path containing lane 1	RQD
	3 1	Staged Set o Lane 1 Da	ta Fatil ID	000b=Lane 1, 001b=Lane 2, etc.	RQD
F	0	Staged Set 0 Lane 1 Ex	nlicit Control	0b=Use Application-defined settings for lane 1	
	•	Staged Set & Lane 1 Ex	Silicit Cortator	1b=use Staged Set 0 control values for lane 1	
146	7-4	Staged Set 0 Lane 2 Ap	Sel code	ApSel code from Table 8-13 or Table 8-39, lane 2	RW
1.0	3-1	Staged Set 0 Lane 2 Da		First lane of the data path containing lane 2	RQD
	-			000b=Lane 1, 001b=Lane 2	
	0	Staged Set 0 Lane 2 Ex	olicit Control	0b=Use Application-defined settings for lane 2	
				1b=use Staged Set 0 control values for lane 2	
147	7-4	Staged Set 0 Lane 3 Ap	Sel code	ApSel code from Table 8-13 or Table 8-39, lane 3	RW
Γ	3-1	Staged Set 0 Lane 3 Da		First lane of the data path containing lane 3	RQD
L				000b=Lane 1, 001b=Lane 2, etc.	
	0	Staged Set 0 Lane 3 Ex	plicit Control	000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 3	-
	0	Staged Set 0 Lane 3 Exp		0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3	
148	0 7-4	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap	Sel code	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4	RW
148		Staged Set 0 Lane 3 Exp	Sel code	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4	
148	7-4 3-1	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da	Sel code ta Path ID	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc.	RW
148	7-4	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap	Sel code ta Path ID	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4	RW
	7-4 3-1 0	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp	Sel code ta Path ID plicit Control	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4	RW RQD
148	7-4 3-1 0	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp Staged Set 0 Lane 5 Ap	Sel code ta Path ID plicit Control	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5	RW RQD
	7-4 3-1 0	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp	Sel code ta Path ID plicit Control	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5 First lane of the data path containing lane 5	RW RQD
	7-4 3-1 0 7-4 3-1	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp Staged Set 0 Lane 5 Ap Staged Set 0 Lane 5 Da	Sel code ta Path ID plicit Control Sel code ta Path ID	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5 First lane of the data path containing lane 5 000b=Lane 1, 001b=Lane 2, etc.	RW RQD
	7-4 3-1 0	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp Staged Set 0 Lane 5 Ap	Sel code ta Path ID plicit Control Sel code ta Path ID	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5 First lane of the data path containing lane 5 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 5	RW RQD
149	7-4 3-1 0 7-4 3-1	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp Staged Set 0 Lane 5 Ap Staged Set 0 Lane 5 Da Staged Set 0 Lane 5 Exp	Sel code ta Path ID Dlicit Control Sel code ta Path ID	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5 First lane of the data path containing lane 5 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 5 1b=use Staged Set 0 control values for lane 5	RW RQD RW RQD
	7-4 3-1 0 7-4 3-1 0	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp Staged Set 0 Lane 5 Ap Staged Set 0 Lane 5 Da Staged Set 0 Lane 5 Exp Staged Set 0 Lane 5 Exp	Sel code ta Path ID Dlicit Control Sel code ta Path ID Dlicit Control Sel code	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5 First lane of the data path containing lane 5 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 5 1b=use Staged Set 0 control values for lane 5 ApSel code from Table 8-13 or Table 8-39, lane 6	RW RQD RW RQD
149	7-4 3-1 0 7-4 3-1	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp Staged Set 0 Lane 5 Ap Staged Set 0 Lane 5 Da Staged Set 0 Lane 5 Exp	Sel code ta Path ID Dlicit Control Sel code ta Path ID Dlicit Control Sel code	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5 First lane of the data path containing lane 5 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 5 1b=use Staged Set 0 control values for lane 5 ApSel code from Table 8-13 or Table 8-39, lane 6 First lane of the data path containing lane 6	RW RQD RW RQD
149	7-4 3-1 0 7-4 3-1 0	Staged Set 0 Lane 3 Exp Staged Set 0 Lane 4 Ap Staged Set 0 Lane 4 Da Staged Set 0 Lane 4 Exp Staged Set 0 Lane 5 Ap Staged Set 0 Lane 5 Da Staged Set 0 Lane 5 Exp Staged Set 0 Lane 5 Exp	Sel code ta Path ID Dicit Control Sel code ta Path ID Dicit Control Sel code ta Path ID	0b=Use Application-defined settings for lane 3 1b=use Staged Set 0 control values for lane 3 ApSel code from Table 8-13 or Table 8-39, lane 4 First lane of the data path containing lane 4 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 4 1b=use Staged Set 0 control values for lane 4 ApSel code from Table 8-13 or Table 8-39, lane 5 First lane of the data path containing lane 5 000b=Lane 1, 001b=Lane 2, etc. 0b=Use Application-defined settings for lane 5 1b=use Staged Set 0 control values for lane 5 ApSel code from Table 8-13 or Table 8-39, lane 6	RW RQD RW RQD

multiLane____

151	7.4	Staged Set 0 Lane 7 ApSel code	ApSel code from Table 8-13 or Table 8-39, lane 7	RW
131	7-4 3-1	Staged Set 0 Lane 7 Apsel code Staged Set 0 Lane 7 Data Path ID	First lane of the data path containing lane 7	RQD
	3-1	Staged Set 0 Lane / Data Path ID	000b=Lane 1, 001b=Lane 2, etc.	RQD
}	0	Staged Set 0 Lane 7 Explicit Control	0b=Use Application-defined settings for lane 7	\dashv
	U	Staged Set o Lane / Explicit Control	1b=use Staged Set 0 control values for lane 7	
152	7-4	Staged Set 0 Lane 8 ApSel code	ApSel code from Table 8-13 or Table 8-39, lane 8	RW
132	3-1	Staged Set 0 Lane 8 Data Path ID	First lane of the data path containing lane 8	RQD
	3 1	Staged Set o Lane o Data Fath ID	000b=Lane 1, 001b=Lane 2, etc.	RQD
ŀ	0	Staged Set 0 Lane 8 Explicit Control	0b=Use Application default settings for lane 8	\dashv
	O	Staged Set o Lane o Explicit control	1b=use Staged Set 0 control values for lane 8	
153	7	Staged Set 0 Tx8	1b=Enable	RW
255	•	Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	Req
	6	Staged Set 0 Tx7	1b=Enable	1 .
		Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	
	5	Staged Set 0 Tx6	1b=Enable	
		Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	
Ī	4	Staged Set 0 Tx5	1b=Enable	
		Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	
ļ	3	Staged Set 0 Tx4	1b=Enable	7
		Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	
Ī	2	Staged Set 0 Tx3	1b=Enable	
		Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	
Ī	1	Staged Set 0 Tx2	1b=Enable	
		Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	
[0	Staged Set 0 Tx1	1b=Enable	
		Adaptive Input Eq Enable	0b=Disable (use manual fixed EQ)	
154	7-6	Staged Set 0 Tx4	Recall stored Tx Eq adaptation value,	RW
		Adaptive Input Eq Recall	00b=do not Recall	Req
	5-4	Staged Set 0 Tx3	01b=store location 1	
		Adaptive Input Eq Recall	10b=store location 2	
	3-2	Staged Set 0 Tx2	11b=reserved	
[Adaptive Input Eq Recall	See section 6.2.4.4 for Store/Recall methodology	
	1-0	Staged Set 0 Tx1		
		Adaptive Input Eq Recall		
155	7-6	Staged Set 0 Tx8	Recall stored Tx Eq adaptation value,	RW
		Adaptive Input Eq Recall	00b=do not Recall	Req
	5-4	Staged Set 0 Tx7	01b=store location 1	
		Adaptive Input Eq Recall	10b=store location 2	
	3-2	Staged Set 0 Tx6	11b=reserved	
		Adaptive Input Eq Recall	See section 6.2.4.4 for Store/Recall methodology	
	1-0	Staged Set 0 Tx5		
		Adaptive Input Eq Recall		
156	7-4	Staged Set 0 Tx2 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	RW
	3-0	Staged Set 0 Tx1 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	Req
157	7-4	Staged Set 0 Tx4 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	RW
	3-0	Staged Set 0 Tx3 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	Req
158	7-4	Staged Set 0 Tx6 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	RW
	3-0	Staged Set 0 Tx5 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	Req
159	7-4	Staged Set 0 Tx8 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	RW
	3-0	Staged Set 0 Tx7 Input Eq control	Manual fixed Tx input eq control (See Table 6-4)	Req
160	7	Staged Set 0 Tx8 CDR control	1b=CDR enabled, 0b=CDR bypassed	RW
[6	Staged Set 0 Tx7 CDR control	1b=CDR enabled, 0b=CDR bypassed	Req
[5	Staged Set 0 Tx6 CDR control	1b=CDR enabled, 0b=CDR bypassed	1
	4	Staged Set 0 Tx5 CDR control	1b=CDR enabled, 0b=CDR bypassed	1
	3	Staged Set 0 Tx4 CDR control	1b=CDR enabled, 0b=CDR bypassed	_
	2	Staged Set 0 Tx3 CDR control	1b=CDR enabled, 0b=CDR bypassed	
	1	Staged Set 0 Tx2 CDR control	1b=CDR enabled, 0b=CDR bypassed 1b=CDR enabled, 0b=CDR bypassed	



161	7	Staged Set 0 Rx8 CDR control	1b=CDR enabled, 0b=CDR bypassed	RW
	6	Staged Set 0 Rx7 CDR control	1b=CDR enabled, 0b=CDR bypassed	Opt.
	5	Staged Set 0 Rx6 CDR control	1b=CDR enabled, 0b=CDR bypassed	
	4	Staged Set 0 Rx5 CDR control	1b=CDR enabled, 0b=CDR bypassed	
	3	Staged Set 0 Rx4 CDR control	1b=CDR enabled, 0b=CDR bypassed	
	2	Staged Set 0 Rx3 CDR control	1b=CDR enabled, 0b=CDR bypassed	
	1	Staged Set 0 Rx2 CDR control	1b=CDR enabled, 0b=CDR bypassed	
	0	Staged Set 0 Rx1 CDR control	1b=CDR enabled, 0b=CDR bypassed	
162	7-4	Staged Set 0 Rx2 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	RW
	3-0	Staged Set 0 Rx1 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	Opt.
163	7-4	Staged Set 0 Rx4 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	RW
	3-0	Staged Set 0 Rx3 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	Opt.
164	7-4	Staged Set 0 Rx6 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	RW
	3-0	Staged Set 0 Rx5 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	Opt.
165	7-4	Staged Set 0 Rx8 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	RW
	3-0	Staged Set 0 Rx7 Output Eq control, pre-cursor	Rx output equalization pre-cursor ¹	Opt.
166	7-4	Staged Set 0 Rx2 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	RW
	3-0	Staged Set 0 Rx1 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	Opt.
167	7-4	Staged Set 0 Rx4 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	RW
	3-0	Staged Set 0 Rx3 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	Opt.
168	7-4	Staged Set 0 Rx6 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	RW
	3-0	Staged Set 0 Rx5 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	Opt.
169	7-4	Staged Set 0 Rx8 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	RW
	3-0	Staged Set 0 Rx7 Output Eq control, post-cursor	Rx output equalization post-cursor ¹	Opt.
170	7-4	Staged Set 0 Rx2 Output Amplitude control	Rx output amplitude ²	RW
	3-0	Staged Set 0 Rx1 Output Amplitude control	Rx output amplitude ²	Opt.
171	7-4	Staged Set 0 Rx4 Output Amplitude control	Rx output amplitude ²	RW
	3-0	Staged Set 0 Rx3 Output Amplitude control	Rx output amplitude ²	Opt.
172	7-4	Staged Set 0 Rx6 Output Amplitude control	Rx output amplitude ²	RW
	3-0	Staged Set 0 Rx5 Output Amplitude control	Rx output amplitude ²	Opt.
173	7-4	Staged Set 0 Rx8 Output Amplitude control	Rx output amplitude ²	RW
	3-0	Staged Set 0 Rx7 Output Amplitude control	Rx output amplitude ²	Opt.

4.4 Low Speed Signals

This tab allows to control and monitor the HW signals, depending on the selected device. The sections below define the control signals for each group of devices that share the same HW signals, separately.

4.4.1 QDD Family

This family includes MCBs like ML4062-MCB, ML4062-MCB-MXP and ML4062-TR.

Module Input signals:

LPMode:

- If set to Low: Module is in High Power Mode
- If set to High: Module is in Low Power Mode

ResetL:

- If set to Low: Module is in Reset state
- If set to High: Module is out of Reset state

ModSelL:

- If set to Low: Module is selected and I2C communication is active
- If set to High: Module is not selected and I2C communication is inactive



Module Output signals:

IntL:

- If Read Low: interrupt source is present
- If Read High: no interrupt source is present

ModPrsL:

- If Read Low: Module is physically present
- If Read High: Module is physically absent

Get button is used to read the current state of these signals.




Figure 7: QDD HW Signals

4.4.2 OSFP Family

This family includes MCBs like ML4064-MCB, ML4064-TR.

Module Input signals:

LPWn:

- If set to Low: Module is in Low Power Mode
- If set to High: Module is in High Power Mode

RSTn:

- If set to Low: Module is in Reset State
- If set to High: Module is out of Reset State

Module Output signals:

PRSn:

- If Read Low: Module is physically present
- If Read High: Module is physically absent

INT:

- If Read Low: interrupt source is present
- If Read High: no interrupt source is present





Figure 8: OSFP HW Signals

4.4.3 DSFP Family

The DSFP family includes the ML4019-MCB board.

The control signals of this family are similar to those in OSPF. Refer to section 5.4.2 for more details.

4.4.4 QSFP Family

This includes MCB like ML4041K.

Module Input signals:

LPMode:

- If set to Low: Module is in High Power Mode
- If set to High: Module is in Low Power Mode

- If set to Low: Module is in Reset state
- If set to High: Module is out of Reset state

ModSelL:

- If set to Low: Module is selected and I2C communication is active
- If set to High: Module is not selected and I2C communication is inactive

Module Output signals:

IntL:

- If Read Low: interrupt source is present
- If Read High: no interrupt source is present

ModPrsL:

- If Read Low: Module is physically present
- If Read High: Module is physically absent




Figure 9: QSFP HW Signals



4.4.5 SFP-DD Family

This includes MCB like ML4022-MCB.

Module Input signals:

LPMode:

- If set to Low: Module is in High Power Mode
- If set to High: Module is in Low Power Mode

TxDisable0/ TxDisable1:

Set to Low or High by the user for CHO and CH1 respectively

Module Output signals:

TxFault0/TxFault1:

- Output state (Low or High) from the Module for CHO and CH1 respectively RXLOS0/RXLOS1:
- Output state (Low or High) from the Module for CHO and CH1 respectively

User should click on **Refresh** button to get the current output signals state.

Rate Select HW Control Contacts:

Speed0-1/Speed 1-1:

Set the rate of the Receiver for CHO and CH1 respectively

Speed0-2/ Speed 1-2:

Set the rate of the Transmitter for CHO and CH1 respectively

Reserved Pins:

RSVD / RSVD2:

- As Output: pins are set to High or Low
- As Input: Pins are Tri-stated




Figure 10: SFP-DD HW Signals



4.5 Identification

The Identification tab summarizes module specifications, vendor information and others.




Figure 11: Identification Tab

The following table shows the corresponding ID registers, along with their names and description.

Address	Size (bytes)	Name	Description
128	1	Identifier	Identifier Type of module
129-144	16	Vendor name	Vendor name (ASCII)
145-147	3	Vendor OUI	Vendor IEEE company ID
148-163	16	Vendor PN	Part number provided by vendor (ASCII)
164-165	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
166-181	16	Vendor SN	Vendor Serial Number (ASCII)
182-189	8	Date Code	
190-199	10	CLEI code	Common Language Equipment Identification code
200-201	2	Module power	
		characteristics	
202	1	Cable assembly length	
203	1	Media Connector Type	
204-209	6	Copper Cable Attenuation	
210-211	2	Cable Assembly Lane Information	
212	1	Media Interface Technology	
213-220	8	Reserved	
221	1	Custom	
222	1	Checksum	Includes bytes 128-221
223-255	33	Custom Info NV	



4.6 Options Available

This tab specifies the options implemented in the module.




Figure 12: Options Available Tab

The following table shows the corresponding registers, along with their names and description.

151	7	Detector type	0b=PIN detector	RO
			1b=APD detector	RQD
	6-5	Rx Output Eq type	00b=Peak-to-peak amplitude stays constant, or not	
			implemented, or no information	
			01b=Steady-state amplitude stays constant	
			10b=Average of peak-to-peak and steady-state amplitude stays	
			constant	
			11b=Reserved	
	4	Rx Optical Power	0b=OMA	
		Measurement type	1b=average power	
1	3	Rx LOS type	0b=Rx LOS responds to OMA	1
		WAY.	1b=Rx LOS responds to Pave	
1	2	Rx LOS fast mode	0b=Rx LOS fast mode not implemented	
		implemented	1b=Rx LOS fast mode implemented	
			Refer to form factor hardware specification for timing requirements	12
	1	Tx Disable fast mode	0b=Tx Disable fast mode not implemented	
		implemented	1b=Tx Disable fast mode implemented	
		Reproductive Tools	Refer to form factor hardware specification for timing requirements	
1	0	Module-Wide Tx Disable	0b=Tx Disable implemented per lane	
			1b=Any Tx Disable control bit being set disables all Tx lanes	



152	7-0	Per lane CDR Power saved	place	mum power consumption saved per CDR per lane when ed in CDR bypass in multiples of 0.01 W rounded up to the whole multiple of 0.01 W	RO Opt.
153	7	Rx Output Amplitude code		Amplitude code 0011b not implemented	RO
		0011b implemented ¹	1b=	Amplitude code 0011b implemented	Opt.
	6	Rx Output Amplitude code		Amplitude code 0010b not implemented	
				=Amplitude code 0010b implemented	
	5			Amplitude code 0001b not implemented	
				Amplitude code 0001b implemented	
	4	Rx Output Amplitude code	100000000000000000000000000000000000000	Amplitude code 0000b not implemented	
		0000b implemented ¹		Amplitude code 0000b implemented	
	3-0	Max Tx Input Eq	Maxi	imum supported value of the	
			Tx I	nput Equalization control for manual/fixed programming.	
S		200 000 000 0000 00000		section 6.2.4.1)	
154	7-4	Max Rx Output Eq	Maxi	imum supported value of the	RO
L		Post-cursor		Output Eq Post-cursor control. (see section 6.2.4.2)	Opt.
1	3-0	Max Rx Output Eq Pre-	Max	imum supported value of the	
		cursor	Rx C	Output Eq Pre-cursor control (see section 6.2.4.2)	
Byte	Bit	Name		Description	Туре
155	7	Wavelength control impleme	ented	0b=No wavelength control	RO
				1b=Active wavelength control implemented	RQD
	6	Tunable transmitter		0b=Transmitter not tunable	1
		implemented		1b=Transmitter tunable (page 04h and bank page 12h	
				shall be implemented)	
	5-4	Tx Squelch implemented		00b=Tx Squelch not implemented	1
		, , , , , , , , , , , , , , , , , , , ,		01b=Tx Squelch reduces OMA	
				10b=Tx Squelch reduces Pave	
				11b=User control, both OMA and Pave squelch supported.	
				(see Table 8-7)	
	3	Tx Force Squelch implemen	nted	0b=Tx Force Squelch not implemented	1
					1
			icoa		
	2			1b=Tx Force Squelch implemented	-
Ryte	2 Rit	Tx Squelch Disable impleme		1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented	Type
Byte	2 Bit			1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description	Туре
Byte	Bit	Tx Squelch Disable impleme		1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented	Туре
Byte		Tx Squelch Disable impleme		1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented	Туре
Byte	Bit 1	Tx Squelch Disable impleme Name Tx Disable implemented	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented	Туре
Byte	Bit	Tx Squelch Disable impleme	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented	Туре
	1 0	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented	-
Byte 156	Bit 1	Tx Squelch Disable impleme Name Tx Disable implemented	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented	RO
	1 0 7-3	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented	RO RQD
	1 0	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented	RO RQD RO
	1 0 7-3 2	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented	RO RQD
	1 0 7-3	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved	ented	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented	RO RQD RO
	1 0 7-3 2 1	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented	I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented	RO RQD RO
	1 0 7-3 2	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme	I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented	RO RQD RO
156	1 0 7-3 2 1 0	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented	I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented	RO RQD RO RQD
	1 0 7-3 2 1	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented	I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented	RO RQD RO RQD
156	1 0 7-3 2 1 0 7-4	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented	ented I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 1b=Rx Disable implemented 1b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented	RO RQD RO RQD
156	1 0 7-3 2 1 0	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failfi	ented I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented	RO RQD RO RQD RO RO RO RO
156	1 0 7-3 2 1 0 7-4	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failff implemented	ented I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented	RO RQD RO RQD
156	1 0 7-3 2 1 0 7-4	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failfi	ented I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented	RO RQD RO RQD RO RO RO RO
156	1 0 7-3 2 1 0 7-4 3	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failff implemented	ented I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented	RO RQD RO RQD RO RO RO RO
156	1 0 7-3 2 1 0 7-4 3	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failfl implemented Tx CDR LOL flag implemented	ented I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Disable implemented 1b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Lock flag implemented	RO RQD RO RQD RO RO RO RO
156	1 0 7-3 2 1 0 7-4 3 2	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failff implemented	ented I	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag not implemented 0b=Tx Loss of Signal flag not implemented	RO RQD RO RQD RO RO RO RO
156	1 0 7-3 2 1 0 7-4 3 2 1	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failfi implemented Tx CDR LOL flag implemented Tx LOS flag implemented	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Disable implemented 1b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 1b=Rx Polarity Flip implemented 1b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag not implemented 0b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented	RO RQD RO RQD RO RO RO RO
156	1 0 7-3 2 1 0 7-4 3 2	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failfl implemented Tx CDR LOL flag implemented	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx Loss of Signal flag not implemented 0b=Tx Loss of Signal flag implemented 0b=Tx Loss of Signal flag implemented 0b=Tx Fault flag not implemented	RO RQD RO RQD RO RO RO RO
156	1 0 7-3 2 1 0 7-4 3 2 1 0	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failflimplemented Tx CDR LOL flag implemented Tx LOS flag implemented Tx Fault flag implemented	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Disable implemented 1b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 1b=Rx Polarity Flip implemented 1b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag not implemented 0b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented	RO RQD RQD RQD RQD RO RQD
156	1 0 7-3 2 1 0 7-4 3 2 1	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failfi implemented Tx CDR LOL flag implemented Tx LOS flag implemented	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx Loss of Signal flag not implemented 0b=Tx Loss of Signal flag implemented 0b=Tx Loss of Signal flag implemented 0b=Tx Fault flag not implemented	RO RQD RQD RQD RQD RO RQD
156	1 0 7-3 2 1 0 7-4 3 2 1 0 7-3	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failflimplemented Tx CDR LOL flag implemented Tx LOS flag implemented Tx Fault flag implemented Reserved	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 1b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag implemented 0b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented 1b=Tx Fault flag not implemented 1b=Tx Fault flag implemented	RO RQD RO RQD RO RQD RO RQD
156	1 0 7-3 2 1 0 7-4 3 2 1 0	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failflimplemented Tx CDR LOL flag implemented Tx LOS flag implemented Tx Fault flag implemented	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag implemented 0b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented 0b=Tx Fault flag not implemented 0b=Tx Fault flag implemented	RO RQD RO RQD RO RQD RO RQD RO RQD RO
156	1 0 7-3 2 1 0 7-4 3 2 1 0 7-3	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failflimplemented Tx CDR LOL flag implemented Tx Fault flag implemented Reserved Rx LOL flag implemented Rx LOL flag implemented	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag implemented 0b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented 0b=Tx Fault flag not implemented 1b=Tx Fault flag implemented 0b=Rx CDR Loss of Lock flag not implemented 1b=Tx Fault flag implemented	RO RQD RO RQD RO RQD RO RQD
156	1 0 7-3 2 1 0 7-4 3 2 1 0 7-3	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failflimplemented Tx CDR LOL flag implemented Tx LOS flag implemented Tx Fault flag implemented Reserved	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag implemented 0b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented 0b=Tx Fault flag not implemented 0b=Tx Fault flag implemented	RO RQD RO RQD RO RQD RO RQD RO RQD RO
156	## Description ## Des	Tx Squelch Disable impleme Name Tx Disable implemented Tx Polarity Flip implemented Reserved Rx Squelch Disable impleme Rx Disable implemented Rx Polarity Flip implemented Rx Polarity Flip implemented Tx Adaptive Input Eq Failflimplemented Tx CDR LOL flag implemented Tx Fault flag implemented Reserved Rx LOL flag implemented Rx LOL flag implemented	ented I I Iag	1b=Tx Force Squelch implemented 0b=Tx Squelch Disable not implemented Description 1b=Tx Squelch Disable implemented 0b=Tx Disable not implemented 1b=Tx Disable implemented 0b=Tx Polarity Flip not implemented 1b=Tx Polarity Flip implemented 0b=Tx Polarity Flip implemented 0b=Rx Squelch Disable not implemented 1b=Rx Squelch Disable implemented 0b=Rx Disable not implemented 0b=Rx Disable implemented 0b=Rx Polarity Flip not implemented 1b=Rx Polarity Flip implemented 0b=Tx Adaptive Input Eq Fail flag not implemented 1b=Tx Adaptive Input Eq Fail flag implemented 0b=Tx CDR Loss of Lock flag not implemented 1b=Tx CDR Loss of Signal flag implemented 0b=Tx Loss of Signal flag implemented 1b=Tx Loss of Signal flag implemented 0b=Tx Fault flag not implemented 1b=Tx Fault flag implemented 0b=Rx CDR Loss of Lock flag not implemented 1b=Tx Fault flag implemented	RO RQD RO RQD RO RQD RO RQD RO RO RQD



Byte	Bit	Name	Description	Туре
159	7-6	Reserved	·	RO
				RQD
	5	Custom monitor implemented	0b=Custom monitor not implemented	RO
	4	Aux 3 monitor implemented	1b=Custom monitor implemented 0b=Aux 3 monitor not implemented	RQD
	7	Aux 3 monitor implemented	1b=Aux 3 monitor inclimplemented	
	3	Aux 2 monitor implemented	0b=Aux 2 monitor not implemented	
		Than 2 monder implemented	1b=Aux 2 monitor implemented	
450	2	Aux 1 monitor implemented	0b=Aux 1 monitor not implemented	
		-	1b=Aux 1 monitor implemented	
	1	Internal 3.3 Volts monitor	0b=Internal 3.3 V monitor not implemented	
		implemented	1b=Internal 3.3 V monitor implemented	
	0	Temperature monitor	0b=Temperature monitor not implemented	
	7.5	implemented	1b=Temperature monitor implemented	
160	7-5	Reserved	Multiplier for 2. A Discourant in contract and in To Disc	RO
	4-3	Tx Bias current measurement and threshold multiplier	Multiplier for 2uA Bias current increment used in Tx Bias current monitor and threshold registers (see Table 8-42	RQD
		and threshold multiplier	and Table 8-62)	
			00b=multiply x1	
			01b=multiply x2	
			10b=multiply x4	
			11b=reserved	
	2	Rx Optical Input Power monitor	0b=Rx Optical Input Power monitor not implemented	
		implemented	1b=Rx Optical Input Power monitor implemented	
	1	Tx Output Optical Power monitor	0b=Tx Output Optical Power monitor not implemented	
	_	implemented	1b=Tx Output Optical Power monitor implemented	_
	0	Tx Bias monitor implemented	0b=Tx Bias monitor not implemented 1b=Tx Bias monitor implemented	
161	7	Reserved	1D-1X bias monitor implemented	RO
	/	Reserved		RQD
	6-5	Tx Input Eq Store/Recall buffer	00b=Tx Input Eq Store/Recall not implemented	RO
		count	01b=Tx Input Eq Store/Recall buffer count=1	RQD
			10b=Tx Input Eq Store/Recall buffer count=2	
			11b=reserved	
	4	Tx Input Eq Freeze implemented	0b=Tx Input Eq Freeze not implemented	
		Adouth a Talanat Ca	1b=Tx Input Eq Freeze implemented	_
	3	Adaptive Tx Input Eq implemented	0b=Adaptive Tx Input Eq not implemented	
	2	Tx Input Eq fixed manual control	1b=Adaptive Tx Input Eq implemented 0b=Tx Input Eq Fixed Manual control not implemented	_
	_	implemented	1b=Tx Input Eq Fixed Manual control implemented	
	1	Tx CDR Bypass control	0b=Tx CDR Bypass control not implemented (if CDR is	_
		implemented	implemented, it will be enabled)	
			1b=Tx CDR Bypass control implemented	
	0	Tx CDR implemented	0b=Tx CDR not implemented	
			1b=Tx CDR implemented	1
162	7-6	Reserved		RO
	5	Staged Set 1 implemented	Staged Control Set 1 implemented on Page 10h	RQD RO
	4-3	Rx Output Eq control	00b=Rx Output Eq control not implemented	RQD
		implemented	01b=Rx Output Eq Pre-cursor control implemented	
			10b=Rx Output Eq Post-cursor control implemented	
			11b=Rx Output Eq Pre- and Post-cursor control	
			implemented	
	2	Rx Output Amplitude control	0b=Rx Output Amplitude control not implemented	
		implemented	1b=Rx Output Amplitude control implemented	
	1	Rx CDR Bypass control	0b=Rx CDR Bypass control not implemented (if CDR is	
		implemented	implemented, it will be enabled)	
		Du CDD implementation	1b=Rx CDR Bypass control implemented	\dashv
	0	Rx CDR implemented	0b=Rx CDR not implemented	
		1	1b=Rx CDR implemented	



4.7 Load/Save MSA

This tab allows the user to Load or Save his custom MSA configuration.

Data is displayed in a grid showing: register address, hex value, Decimal Values, ASCII value, MSA description.

Also the buttons available in this tab are summarized below:

- **Refresh Page**: Read MSA Registers, and refresh values.
- Write MSA to HW: Write the current MSA configuration to the module.
- Save MSA to file: Save the current MSA memory to a file using Comma separated values (CSV) format.
- **Load MSA from file**: Load MSA values from file and map it to MSA memory.
- Checksum for pages 00, 01 and 02




Figure 13: Load/Save MSA Tab

4.8 Load/Save Page 10/11h

This tab allows the user to Load or Save configuration for Page10h and Page11h.

Data is displayed in a grid showing: register address, hex value, Decimal Values, ASCII value and MSA description. Buttons in this tab are described below:

- Refresh Page: Read Registers, and refresh values.
- Write MSA to HW: Write the current MSA configuration to the module.
- Save MSA to file: saves the current MSA memory to a file using Comma separated values (CSV) format.
- **Load MSA from file**: Loads MSA values from file and map it to MSA memory.






Figure 14: Load/Save Page 10/11h Tab

4.9 I2C R/W

This tab gives access to MSA registers.

- 1. Select the page in the **Memory Location**.
- 2. Single Byte window: to read/write one byte from the memory.
 - a. Address: The address to read/write from.
 - b. Memory Content: The data value read from or written to the selected address.
- 3. Multi-bytes window: to read multiple bytes between selected Starting Address and an End Address.




Figure 15: I2C R/W Tab



4.10 QDD MXP

This tab is used only with ML4062-MCB-MXP.

The following tab allows the user to modify the DC Level within a range between 3.0 and 3.6, and to insert noise to the VCC by adding noise frequency between 0 and 12500000 Hz and control noise amplitude ranging from 0 to 120mV.

Two buttons are available under Noise Insertion Window:

- 1. Apply: this must be pressed so the noise frequency and amplitude take effect
- 2. Reset: this will set noise frequency and amplitude back to 0




Figure 16: QDD MXP Tab

4.11 I2C R/W Advanced

This tab gives access to MSA registers without specifying the Slave address.

- 1. Select Page Number under Memory Location window.
- 2. Under Single Byte window.
 - Write the corresponding Slave Address
 - Write the Address to read from or write to
 - o Data to be written to or Read from the selected address is under **Memory Content** field
- 3. Under Multi-Byte Read window.
 - Write the corresponding Slave Address
 - Select the Starting Address and the End Address to Read from






Figure 17: I2C R/W Advanced Tab

4.12 Command Data Block (CDB) Message Communication

The Common Data Block (CDB) is a message communication protocol between the Host and a Module that allows the user to check and apply various settings on the interconnect, including updating the firmware. CDB is a Two Wire serial Interface (TWI) protocol based on the i2c for CMIS 4.0 and 5.0 between a Master (Initiator in 5.0) and Slave (Target in 5.0).

The host sends a CDB Command (CMD) message which is identified by a CMD ID and the module responds with a CDB Reply (REPLY) message without changing the CMD ID.

On the ML4062 Module Compliance Board (MCB), the CDB enables the issuing of commands from the MCB to the interconnect. The ML4062 MCB includes all CDB commands mentioned in CMIS 4.0 and CMIS 5.0.

Unlock CDB feature by loading the purchased License File:



Figure 21: CDB License Validation



4.12.1 CDB Commands

- CMD 0000h Query Status
- CMD 0001h Enter Password
- CMD 0002h Change Password
- CMD 0003h Enable/Disable Password Protection
- CMD 0004h General Abort
- CMD 0380h Loopbacks




Figure 22: CDB Commands

The CDB GUI includes detailed map registers that show what is returned by each command. Here, for example, the query status command is being sent. A progress bar indicates the progress of the running CDB command. The GUI clearly indicates that the command was sent successfully (CDB status=1), that it asserts the CDB flag, and that it returns three bytes of data as shown with the corresponding value and description. The User can export this data (to an excel sheet) using the export button.



4.12.2 CDB Feature and Capabilities Commands

- CMD 0040h Module Features: Identifies which commands are supported, from CMD 0 to CMD 00FF along with the maximum CDB command execution time.
- CMD 0042h Performance Monitoring: Identifies which commands are supported from 0200h. to 02FFh.
- CMD 0043h Bert and diagnostics: Identifies CMD 0300h to 03FFh.
- CMD 0041h Read FW Features: Identifies many parameters supported the firmware features including firmware download transfer type, if copy/abort/full image readback commands are supported, start command payload size, erased byte, the firmware update features, if read/write firmware is supported, the firmware can be upgraded, etc. Use this feature to determine whether a device supports LPL or EPL firmware.




Figure 23: CDB Feature and Capabilities Commands

The green buttons indicate which commands are supported. In this case, the module feature command is returning the corresponding data in the detailed map register and indicates that CMDs 0,1,2,40,41,42,43 are supported (other modules might support other commands).

4.12.3 CDB Firmware Download Commands

- CMD 0101h, 0103h, 0107h Program LPL: Loads the firmware binary file for Local Payload (LPL). Allows for updating interconnect firmware.
- CMD 0101h, 0104h, 0107h Program EPL: Loads the firmware binary file for Extended Payload (EPL). EPL support varies depending on the interconnect. Allows for updating interconnect firmware.
- CMD 0101h, 0105h, 0107h Read Image LPL: Read the latest upgraded firmware image using LPL



- CMD 0101h, 0106h, 0107h Read Image EPL: Read the latest upgraded firmware image using EPL.
- Export Image: Exports an image of the firmware after the read is completed as a .bin file, which in turn can be loaded into and read by other interconnects.
- CMD 0102h Abort FW download: Stops the firmware from being installed onto the interconnect.
- CMD 0109h Run image: After the new LPL or EPL Firmware is loaded, this command switches to the latest firmware image. Does not replace the existing firmware image on
- CMD 010Ah Commit image: Replaces the firmware image on the interconnect with the new loaded firmware image. Prior to this command being executed, the old firmware will still be executed on startup. Always ensure the new image is running perfectly (by running it on the interconnect using the previous commands) before using this command.
- CMD 0108h Copy image A to B/B to A: In the event of two images being present on the same interconnect and both images are written to flash, this command makes ensures that both images are identical, with the copied image being specified in the commands as either image A to image B, or image B to image A.
- CMD 0100h Get FW Info: Loads the information about the latest firmware on the interconnect, for both image A and image B.




Figure 24: CDB Firmware Download Commands

4.12.4 CDB Performance/Data Monitoring Commands

CMD 0200h PM Controls: Extract Performance Monitoring data records such as minimum/average/maximum values. "No Operation" reads the most recent values, while "Clear All" clears the extracted values for all lanes in the interconnect.



- CMD 0201h PM Feature Information: Reads the PM's additional features.
- CMD 0280h Data Monitoring and Recording Controls: "Refresh" loads the most recent attributes. "Clear All" clears all values for all parameters for all lanes at the same time.
- CMD 0281h Data monitoring and recording advertisement
- CMD 0290h Temperature Histogram: Displays the temperature intervals of the interconnect and how long it stayed at each temperature interval.
- CMD 0210h, 0211h Get Module PM LPL/EPL: Choose parameters of the module's performance monitoring records, and replace the current values of the minimum, average, and maximum values. "Refresh" replaces the old values, while "Clear and Read" reads and resets the old values.
- CMD 0212h, 0213h Get PM Host Side LPL/EPL: Choose parameters of the host's performance monitoring records, and replace the current values of the minimum, average, and maximum values. "Refresh" replaces the old values, while "Clear and Read" reads and resets the old values.
- CMD 0214h, 0214h Get PM Media Side LPL/EPL: Choose parameters the performance monitoring records of specific lanes, and replace the current values of the minimum, average, and maximum values. "Refresh" replaces the old values, while "Clear and Read" reads and resets the old values.
- CMD 0216h, 0217h Get Data Path PM LPL/EPL: Choose the data path for specific lanes and replace the current values of the minimum, average, and maximum values. "Refresh" replaces the old values, while "Clear and Read" reads and resets the old values.




Figure 25: CDB Performance/Data monitoring Commands



Software Revision

V2.2.1: latest Software Revision, which this document is based on.

